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ABSTRACT 
 
The aggressive downscaling of complementary metal–oxide–semiconductor (CMOS) 
technology is facing great challenges to overcome severe short-channel effects. Multigate 
MOSFETs are one of the most promising candidates for scaling beyond Si CMOS, due to better 
electrostatic control as compared to conventional planar MOSFETs.  
Conventional dry etching-induced surface damage is one of the main sources of 
performance degradation for multigate transistors, especially for III-V high mobility materials. It 
is also challenging to increase the fin aspect ratio by dry etching because of the non-ideal 
anisotropic etching profile. Here, we report a novel method, inverse metal-assisted chemical 
etching (i-MacEtch), in lieu of conventional RIE etching, for 3D fin channel formation. InP 
junctionless FinFETs with record high-aspect-ratio (~ 50:1) fins are demonstrated by this method 
for the first time. The i-MacEtch process flow eliminates dry-etching-induced plasma damage, 
high energy ion implantation damage, and high temperature annealing, allowing for the 
fabrication of InP fin channels with atomically smooth sidewalls. The sidewall features resulting 
from this unique and simplified process ensure high interface quality between high-k dielectric 
layer and InP fin channel. Experimental and theoretical analyses show that high-aspect-ratio 
FinFETs, which could deliver more current per area under much relaxed horizontal geometry 
requirements, are promising in pushing the technology node ahead where conventional scaling 
has met its physical limits.  
The performance of the FinFET was further investigated through numerical simulation. A 
new kind of FinFET with asymmetric gate and source/drain contacts has been proposed and 
simulated. By benchmarking with conventional symmetric FinFET, better short-channel 
behavior with much higher current density is confirmed. The design guidelines are provided. The 
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overall circuit delay can be minimized by optimizing gate lengths according to different local 
parasites among circuits in interconnection-delay-dominated SoC applications. 
Continued transistor scaling requires even stronger gate electrostatic control over the 
channel. The ultimate scaling structure would be gate-all-around nanowire MOSFETs. We 
demonstrate III-V junctionless gate-all-around (GAA) nanowire (NW) MOSFETs for the first 
time. For the first time, source/drain (S/D) resistance and thermal budget are minimized by 
regrowth using metalorganic chemical vapor deposition (MOCVD) in III-V MOSFETs. The 
fabricated short-channel (Lg=80 nm) GaAs GAA NWFETs with extremely narrow nanowire 
width (WNW= 9 nm) show excellent transconductance (gm) linearity at biases (300 mV), 
characterized by the high third intercept point (2.6 dBm). The high linearity is especially 
important for low power applications because it is insensitive to bias conditions. 
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CHAPTER 1 – INTRODUCTION 
The integrated circuit (IC) industry has benefited from driving Moore’s law for decades.  
Primarily by dimensional downscaling of the channel length, we can obtain higher performance, 
lower power consumption and more complex functionality per area, faster switching speeds, and 
reduced cost per transistor. As MOSFET feature dimensions shrink down to sub-20nm range, 
nanoscale processing encounters tremendous difficulties, for instance, severe short-channel 
effects, degraded driving ability, high-field effect, direct gate tunnelling current, high series 
resistance and nanopatterning issues, etc. Continuing Moore’s law encounters unprecedented 
difficulties. Tremendous technical innovations are required to develop CMOS devices beyond 
the 10 nm technology node. Enormous efforts have been made in developing new materials, 
processes, and architectures for the next generation of transistors with shorter channel length [1].  
1.1 Challenges for the down-scaling of metal-oxide-semiconductor field-effect transistors 
    As the feature size of MOSFETs continues shrinking according to Moore’s law, CMOS 
technology faces tremendous challenges, primarily due to severe short-channel effects (SCE). 
Figure 1.1 depicts the major challenges associated with scaling of channel length, and Table 1.1 
summarizes the targets for scaling proposed by ITRS. The major innovations are based on the 
introduction of new high-k/metal gate stacks, advanced S/D technologies, mobility enhancement 
technologies and advanced multigate structures. In this thesis, the main focus will be developing 
advanced multigate transistor structures, both by device simulation design and new fabrication 
technologies.  
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Figure 1.1: Difficult challenges for the scaling of CMOS device. Reprinted with permission from 
[1]. 
Table 1.1: Summary of technology trend targets proposed by ITRS 2013 [2] 
year Node name 
(nm) 
Logic half 
pitch (nm) 
Fin half 
pitch (nm) 
Fin width 
(nm) 
6-t SRAM 
size (μm2) 
Vdd (V) 1/CV/I 
(1/psec) 
2017 7 25 19 6.8 0.038 0.8 1.75 
2021 3.5 16 12 6.1 0.015 0.74 2.10 
2025 1.8 10 7.5 5.4 0.006 0.68 2.52 
1.2 Multigate MOSFETs 
Novel device structures (e.g. nonplanar MOSFETs such as double-gate or tri-gated/Ω-gated 
FinFET, and ultimately, gate-all-around FET) are indispensable for the continuous scaling of 
CMOS devices due to the effective suppression of short-channel effects. The device structures 
evolve from single-gated planar FET to fully gate-all-around MOSFET. The increased number of 
3 
 
gates enhances electrostatic control of the gate electrode over the charge carriers flowing from 
source to drain in the channel, and therefore reduces the short-channel effects.  
1.2.1 Double-gate FinFETs 
The scaling of planar MOSFETs is limited by severe transverse short-channel effects and 
longitudinal gate dielectric tunneling; moreover, the controllability of single-gate MOSFETs is 
much weaker than multigate MOSFETs (FinFETs or tri-gate transistor). FinFETs are promising 
candidates for nanoscale devices with 10-30nm gate length due to quasi-planar architecture and 
simplicity of fabrication process that is compatible with traditional CMOS process [3, 4]. 
FinFETs do not require dopant concentration as high as planar transistors and thus could 
suppress short-channel effects more effectively. The gate is self-aligned with S/D, and it is better 
for controlling electrostatic between S/D which results in near-ideal subthreshold gradient and 
excellent DIBL behavior. 
 
Figure 1.2: The early proposed self-aligned double-gate FinFETs on SOI substrate. Reprinted 
with permission from [5]. 
 
The first proposed self-aligned double-gate FinFET with gate-length of 45nm by quasi-planar 
process is shown in Figure 1.2 [5]. The deposited SiO2 and SiN serve as hard mask, and then the 
fin structure is exposed by electron beam lithography. After the deposition of gate SiO2 and in 
situ doped poly-silicon stack, the silicon S/D is etched with the fin protected by hard mask. Then 
a GeSi layer is deposited to form the raised S/D, and silicidation completes the process. The 
gate-last process is compatible with low-temperature high-k/metal gate integration. The ultra-
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thin fin body significantly suppresses short-channel effects and the poly-SiGe raised S/D lowers 
the contact resistance. The fabricated devices show good performance characteristics with high 
on-current of 820 μA/μm at Vdd=1.2V.  
As for UTB SOI double-gate MOSFETs using SiO2-based dielectrics, it is found that there 
exists a stringent confinement for scaling the thickness of the silicon body to reach the 
specifications of the ITRS in terms of drain and gate leakage current. Meanwhile, moderate gate-
S/D underlap not only benefits the suppression of gate-induced drain leakage (GIDL) [6], but 
also could control the effective gate length by different bias, thus relaxing the requirement for 
ultra-narrow fin width.  
Combing strain technologies such as compressive and tensile contact-etch-stop liners could 
improve the drive-current enhancement by a factor of 2 in both n- and p-FinFETs [7], and allow 
Vdd scaling and trade enhanced carrier velocity for reduced inversion charge [8].   
Metal-gate with tunable work-function is required to avoid applying high channel doping to 
achieve ideal Vth. In addition, integration of metal gate with SOI FinFETs could induce strain to 
the Si(110) channel [9]. The adjusting requirement of gate work function for double FinFETs is 
relaxed compared with planar MOSFETs. The performance of nMOS and pMOS could be 
optimized simultaneously by adjusting gate work functions, achieving symmetrical Vth and high 
Ion. 
The device structure is shown in Figure 1.3. The fin structure is etched with nitride hard mask. 
Annealing in H2 atmosphere is performed to reduce surface roughness. 3nm HfSiO and 3-20nm 
TiN are deposited using atomic layer deposition. The S/D implantation and Ni silicidation are 
performed after the nitride spacer formation. The poly-silicon is deposited at the end. 
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TiN layer with different thickness and deposition methods would induce different strain into 
the channel. Thin TiN and Ti-rich TiN corresponds to high tensile stress, while thick TiN 
deposited by atomiclayer or chemical vapor deposition corresponds to compressive stress. The 
discrepancy between different crystal orientations diminishes with the decrease of channel 
length; therefore, high performance of CMOS device with identical crystal orientation is 
promising.  
 
Figure 1.3: FinFET integration with TiN metal gate-induced stress on SOI substrate. Reprinted 
with permission from [9]. 
 
FinFET is preferable for storage application because it could increase density due to its 3D 
nature. Recently, highly scaled FinFET SRAM cells, of area down to 0.128μm2, were fabricated 
using high-κ dielectric and a single metal gate [10]. It is demonstrated that the un-doped FinFET 
SRAM cell has a significant advantage in read/write margin over a planar-FET SRAM cell, 
which would have higher σVth mainly caused by heavy doping into the channel region, further 
substantiating the superior scaling capability of FinFETs.  
There are severe challenges such as the simplicity of the integration technology, high 
reliability and reproducibility, and ultra-high parasitic S/D resistance due to greatly suppressed 
effective contact area in multigate device (as well as UTB-SOI in the previous section). The 
complicated fabrication process also may induce severe parasitic parameters. The sub-20nm gate 
length device is greatly influenced by quantum confinement effects and has high sensitivity to 
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process variations [11]. Simulation results show that device performance has high sensitivity to 
the fin width variation [12] and gate work function variation [13] in sub-20nm regime. Great 
efforts are still required for the practicality of double-gate MOSFETs.  
1.2.2 Tri-gate and Pi-gate MOSFETs 
 
Figure 1.4: Illustration of the device structure of tri-gate MOSFETs. Reprinted with permission 
from [14]. 
 
The tri-gate MOSFET which has a top and two side gates on an insulating layer is superior to 
double-gate FinFET for further suppressing short-channel effects due to enhanced gate 
electrostatic control. Fully-depleted (FD) tri-gate CMOS transistors with 60nm physical gate 
lengths have been successfully fabricated on SOI substrates [14]. Figure 1.4 shows a schematic 
of the device structure of a tri-gate MOSFET. The transistors show near-ideal subthreshold 
gradient, excellent DIBL behavior and high drive current. The most significant aspect for tri-gate 
MOSFETs is the much-relaxed silicon body dimensions requirement for full depletion 
conditions, thus achieving excellent short-channel performance without tightening the 
lithography requirements.  
The mobility enhancement technologies are important for boosting tri-gate device 
performance. Novel schematic integration strategies are needed due to the complex three-
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dimensional structures of tri-gate devices. Studies have shown that <1 1 0> current (or strain) 
direction is the best for strained tri-gate nMOS since 2.0×mobility enhancement in uniaxially 
strained silicon-on-insulator (SOI) tri-gate nMOS with (1 1 0) sidewall channels is obtained due 
to uniaxial strain inducing the repopulation of electrons from fourfold valleys to twofold valleys 
[15]. Figure 1.5 shows the ideal integration of different strain technology for tri-gate CMOS. 
 
Figure 1.5: Proposed tri-gate CMOS structures, utilizing a SSOI nMOS and SGOI (GOI) pMOS 
with optimized uniaxial tensile and compressive stress and current flow direction. Reprinted with 
permission from [15]. 
 
As a result, a novel multigate device structure having a high uniaxial mobility channel by 
appropriately merging globally strained substrates with a local strain technique called lateral 
strain relaxation is developed [16]. The additive integration of channel materials, strain 
configuration and current flow direction is attractive for boosting tri-gate transistors. SiGe or Ge 
channels, (110) surface orientation/<110> channel direction and uniaxial compressive strain 
along <110> direction are used as pMOS boosters with additional advantages of low contact and 
S/D sheet resistances of p+-SiGe layers. The local Ge condensation technique is utilized to form 
local SGOI regions for pMOS on SSOI substrates [17]. The uniaxial stress could be formed on 
the SiGe channel by applying a lateral strain relaxation process. Strained Si directly on insulator 
(SSOI) substrates [18], where biaxial or uniaxial tensile strain is along the <100> current flow 
direction, could be used as nMOS boosters.  
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Si0.99C0.01 S/D and tensile stress SiN etch-stop layer (ESL) could be combined as the stressor 
for boosting 25nm gate length n-FinFET performance by introducing large strain to channel as 
shown in Figure 1.6 [19]. The key of the fabrication process is selective epitaxy raised after 
Si0.99C0.01 S/D and spacer formation, then LPCVD high stress SiN ESL deposition after S/D 
implantation and activation. This combination results in an encouraging 56% IDsat enhancement 
over the control non-strained FinFETs. 
 
Figure 1.6: TEM micrograph of tri-gate device featuring 25 nm poly-Si gate with a raised 
Si0.99C0.01 S/D combined tensile stress SiN etch-stop layer. Reprinted with permission from [19]. 
 
The surface roughness and the shape of the sidewalls are found to be important for improving 
the performance of the strained-NW MOSFETs. A kind of anisotropic thermal etching technique 
in H2 atmosphere is developed in order to fabricate strained Si and SiGe tri-gate nanowire (NW) 
MOSFETs with reduced line-edge roughness and smooth direction [20]. Mobility enhancement 
due to strain is observed for the reduced surface roughness scattering. 
The contact resistance between the S/D silicide and Si-fin dominates the parasitic S/D 
resistance of multiple-gate FETs, which is a great barrier for scaling. Simply applying the 
selective epitaxial growth of Si on S/D regions is not enough to meet the semiconductor roadmap 
target for parasitic S/D resistance for aggressively scaled tri-gate CMOS [21]. Therefore, in order 
to reduce the S/D parasitic resistance in SiGe source/drain tri-gate devices, metal 
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germanosilicide is considered as the natural solution. Nickel germanosilicide (NiSiGe) is not 
suitable with morphological instability due to agglomeration and germanium (Ge) out-diffusion 
[22], while an appropriate concentration of Pt (about 10 at.%) could provide superior 
morphological stability and reduced Schottky barrier height for holes with an acceptable sheet 
resistivity. In consequence, this gives rise to an overall 18% enhancement in drive current 
performance compared with NiSiGe contact technology [23]. 
Fabrication of tri-gate MOSFETs on bulk substrate [24, 25] could combine the advantages of 
both a tri-gate device (reduced variability in performance and improved scalability) and planar 
bulk device (low substrate cost and capability for dynamic threshold-voltage control). The design 
considerations for tri-gate bulk MOSFETs are investigated through 3D numerical simulations 
[26]. The combination of retrograde channel doping with a multigate structure provides for 
superior electrostatic integrity, and the requirement of stringent aspect-ratio control is greatly 
relaxed. The tri-gate bulk MOSFET also provides reduced variability due to suppression of 
random dopant fluctuations and the flexibility of dynamic threshold-voltage control for further 
yield improvement and versatility. 
The accumulation of the carrier density in the corners of highly doped channels may 
significantly influence the behavior of long-channel devices leading to “corner effects” [27], 
which are found to dominate the tri-gate device behavior in the subthreshold regime by 2D and 
3D simulations [28]. The parasitic corner conduction could be efficiently suppressed in lightly 
doped short devices with narrow and high fins, rounded corners, and ultra-thin gate oxides. 
The Pi-gate or Ω-shape gate devices are intermediate between tri-gate and gate-all-around 
MOSFETs by extending the sidewalls into the buried oxide. They could offer electrical 
characteristics like gate-all-around MOSFET but without too much process complication. 
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Simulations show that Pi-gate gives rise to a virtual back gate which effectively enhances current 
drive and shields the back of the channel region from electric field lines from the drain [29].  
An analytical model is derived to investigate body effects in tri-gate or Pi-gate devices based 
on the representation of capacitive coupling effects between the front- and back-gate and the 
channels [30]. The results show that the body factor is much smaller than in regular single-gate 
SOI devices because of the enhanced coupling between gate and channel, and because the lateral 
gates shield the device from the electrostatic field from the back gate. The extreme case is the 
gate-all-around transistor in which the channel is completely isolated from the substrate and thus 
has no body effects. 
The corner effects in Pi-gate MOSFETs are investigated by directly solving the 2-D self-
consistent Schrödinger-Poisson equation [31]. The results obtained are quite similar to a tri-gate 
device showing that low doped channel, thin gate oxide, and rounded corners in an aggressively 
scaled device are beneficial for suppressing corner effects. The critical point is to reduce the 
potential variations along the Si-SiO2 interface, and the transition between fully and partial 
depletion is not an indicator for the elimination of corner effects. 
The Ω-shape gate device is superior to SNWFETs in terms of lower manufacturing 
complexity, and it has been clarified that the difference between the electrical characteristics of 
the surrounding-gate and the Ω-shape gate nanowire MOSFETs with 70% coverage is 
insignificant [32]. Therefore, choosing the Ω-shape gate device as the substitution for SNWFETs 
will also be an alternative solution [33].  
The gate-all-around nanowire channel MOSFETs are classified as the quasi-ballistic transport 
channel that will be discussed in the next chapter. 
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1.2.3 Gate-all-around MOSFETs 
As the device channel length scales, the enhanced injection from the source and the reduced 
scattering of quasi-ballistic transport of carriers is needed for fully-depleted low doped 
MOSFETs. Some advanced quasi-ballistic channel devices such as silicon nanowire MOSFETs, 
tunneling transistors and carbon nanotubes, will possibly be utilized in the later stages of the 
roadmap.  
Silicon nanowire gate-all-around MOSFETs which feature a quasi-ballistic transport 
mechanism are considered to be one of the most promising candidates for the end of the 
semiconductor roadmap for they have the best gate control, excellent current conduction and 
suppression of short-channel effects. Many critical technical difficulties, such as the definition of 
the under gate and the compatibility with traditional CMOS fabrication flow, have been 
demonstrated in the fabrication of SNWFETs both on SOI and bulk substrate. 
Fabrication of nanowire GAA MOSFET on SOI substrate is easier due to the naturally 
existing sacrificed buried oxide, and the mainstream of fabricating SNWFETs on SOI substrate 
is based on the stress limited oxidation mechanism [34]. N. Singh et al. fabricated the silicon 
nanowire GAA CMOS device and the corresponding inverter with diameter of less than 5nm by 
traditional top-down CMOS process as shown in Figure 1.7 [35, 36]. The active area region and 
silicon fin are defined by KrF phase-shift mask lithography and dry etch. 140nm length nanowire 
is formed during dry oxidation. The gate electrode is defined wider than the nanowire to form 
low source/drain series resistance and facilitate the definition of the under-gate. The nanowire 
CMOS device featuring 180 nm long nanowire and 5nm diameter shows high Ion/Ioff (10
6). The 
on-current could be further improved by reducing the channel length and gate dielectric 
thickness. The excellent short-channel effects demonstrate the superior gate controllability and 
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thus could relax the urgent requirement of thin gate oxide. There is no sharp corner because of no 
kink curves in the output characteristics. The substrate bias effects are eliminated due to the 
shielding effects of poly-silicon to the body. 
 
Figure 1.7: Silicon nanowire GAA MOSFETs fabricated by stress-limited oxidation method on 
SOI substrate. Reprinted with permission from [35]. 
 
A serious problem with SNWFETs on SOI substrate is the enormous source/drain series 
resistance caused by ultra-thin silicon body. This could be settled by the integration of a Schottky 
barrier source/drain structure [37]. The silicide/nanowire junction is similar to an ohmic contact 
in silicon nanowire transistors at high gate bias due to improved source/drain injection. Potential 
barrier as low as 215 meV for the hole and 665 meV for the electron could be achieved by 
aluminum inter-diffusion process [38]. A NiSi silicide Schottky barrier source/drain CMOS 
device has been fabricated using dopant segregation technology. The device shows high 
Ion/Ioff(10
5), near ideal DIBL (10m V/V) and Ss (60 mV/dec). The Schottky barrier nanowire 
nMOS with erbium silicided source/drain has also been demonstrated utilizing the low barrier 
between Er and n-type Si [39]. Another possible solution is the optimization of the doping 
profiles of source/drain extension and silicidation process [40]. The absolute value of the driving 
current of SNWFETs is always small due to finite conduction area. Therefore, the enhancement 
13 
 
of driving current by strain technology is quite necessary. The integration of high-level uniaxial 
tensile strain into SNWFETs was achieved on SOI substrate [41]. An average of 2× enhancement 
in current drive and intrinsic transconductance has been demonstrated for NW widths from 50nm 
down to 8nm, indicating the promise of this approach for deeply scaled SNWFETs. 
Innovative breakthroughs also have been made in recent years on bulk fabrication process due 
to no self-heating effects or floating-body effects, lower cost, and compatibility with the-state-of- 
art bulk silicon planar process. A Damascene dummy gate process which features a unique 
epitaxial SiGe serving as a factitious  sacrificial layer on bulk substrate has been proposed by 
Suk et al. [42, 43], and a method of direct etch silicon to produce the under-gate has been put 
forward by Tian et al. [44]. Later, Pott et al. proposed a local oxidation method to realize local 
SOI structure facilitate for producing nanowire on bulk substrate [45].  
 
Figure 1.8: Process flow schematic diagram for twin Si nanowire FET(TSNWFET) fabrication 
using Damascus dummy gate technology and SiGe as the sacrificed layer. Reprinted with 
permission from [42] . 
 
Figure 1.8 shows a typical process flow schematic diagram for twin Si nanowire FET 
fabrication using Damascus dummy gate technology. SiGe/Si layers are epitaxially grown 
followed by SiN hard-mask deposition and trimming. High density plasma (HDP) oxide fills in 
the trench region to form the STI isolation and another SiN layer is deposited. After Damascene-
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gate photo process, the dummy gate layer between photo resist layers and trimmed hard-mask 
SiN layer is removed. The exposed Si area is trenched by using the oxide dummy layer as a hard 
mask. Finally, the field oxide is recessed and the subsequent exposed SiGe layer is removed with 
high selectivity to Si. An optional H2 annealing is applied to smooth the cross-sectional shape of 
nanowires. 
In order to further scale the gate length of SNWFET, a precisely controlled isotropic etching 
process is utilized to shrink the bottom part of the surrounding TiN gate into the sub-10nm 
regime, the same as the top part, as shown in Figure 1.9. The fabricated sub-10nm SNWFETs on 
bulk Si substrate with 13-nm-diameter silicon nanowire channel show on-state currents of 
1494/1054 μA/μm and off leakage currents of 102/6.44 nA/μm for N/PMOS, respectively [43]. 
 
Figure 1.9: VSEM image of SA GAA structure (a), TEM images of 10nm top gate/5nm bottom 
gate (b) and 13-nm-diameter silicon nanowire as well as 25Å ISSG gate oxide (c). Reprinted 
with permission from [43]. 
 
The Vth increases with the reduction of  nanowire diameter (DNW) due to the surface potential 
boosting and the quantum-confinement-induced band-gap broadening [46]. The short-channel 
effects improve with the decrease of DNW because of enhanced electrostatic integrity (EI) of the 
nanowire channel.  The area-normalized current density inversely increases proportionally to 
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DNW reduction, which shows that the volume inversion becomes more dominant as DNW 
decreases [47]. 
Admittedly, S/D parasitic resistance (RSD) becomes extremely severe in this structure due to 
the ultra-thin nanowire S/D extension. The effective channel length (Leff) of SNWFET, which is 
greater than the physical Lg as the result of the injection point moving out of the gate edge in 
highly resistive nanowire S/D, causes not only performance degradation but also mobility 
underestimation. DIBL improves with the reduction of gate oxide thickness (Tox) because thinner 
Tox can more effectively reduce the fringing field so as to suppress drain field penetration into 
the channel. The on-current becomes saturated as Tox is below about 30 Å. Therefore, Tox 
remains  relatively thick to keep high performance as well as to suppress gate leakage current for 
the SNWFET. 
The main issue of fabricating nanowire GAA MOSFETs on bulk substrate is the formation of 
the sacrificial layer. Moreover, growing a uniform thin oxide around the nanowire is difficult due 
to the oxidation rate dependence on crystalline orientation. Very sharp silicon corners with thin 
grown gate oxides can be a reliability concern because of very high electric fields when the 
transistor is turned on. Minimizing the parasitic parameters with continuing shrinking of the gate 
length, and placing more nanowires within a certain width to boost its on-current, are intractable 
problems.  
The industry has demonstrated that the multigate transistor indeed brought significant 
benefits for transistor scaling.  Using multigate structure to scale transistors into the sub-10 nm 
era is quite promising. 
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1.2.4 Junctionless mode multigate MOSFETs 
    Conventional inversion mode transistors have met significant challenges associated with 
the source/drain (S/D) region, which is one of the key elements for improving SCE immunity 
and preventing punch-through [48]. Abrupt and ultrashallow junctions are required and the 
gradient needs to be as high as possible. The S/D parasitic resistance becomes high when the 
junction depth scales down below 10 nm. The thermal budget required by source/drain dopant 
activation is also a severe problem when integrated with high-k gate dielectric. Very complicated 
methods have been developed to achieve ultrashallow junction for S/D formation [49], regardless 
of the potential of greatly increased sophistication and cost. Therefore, people are considering 
eliminating the PN junction in transistor operation. 
 
Figure 1.10: Schematic of an n-channel nanowire transistor. Reprinted with permission from [50]. 
 
The first principle of the JL MOSFET was proposed in [51] by simulation. Figure 1.10 
shows the basic schematic of nanowire multigate JL MOSFETs. The name of the transistor can 
be simplified as a “gated resistor”. When the device is turned on, the entire channel region can be 
regarded as neutral when considering the simplest situation that Vds is low and in flat band 
condition. The transistor is just behaving like a highly doped resistor. The carriers are conducted 
in the bulk region instead of the surface as compared with the traditional inversion mode junction 
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based transistors. Admittedly, the mobility is lowered in the highly doped region due to increased 
dopant scattering. However, when considering scaling the gate length of MOSFETs into the sub-
100 nm region, the inversion mobility is comparable to the bulk mobility in the highly doped 
region.  
 
Figure 1.11: Electron concentration contour plots in an n-type junctionless gated resistor. (a) 
below Vth, (b), slightly above Vth, (c) higher Vg, (d) flat band. Reprinted with permission from 
[50]. 
 
    Figure 1.11 shows the electron concentration contour plot for an n-type JL MOSFET. It 
can be clearly observed that the conduction path is located near the center of the nanowire. It 
significantly reduces the surface scattering compared with the regular transistor. When 
increasing the gate bias over the flat-band voltage, the channel becomes accumulated such that 
the on-current would be further increased upon the increase of VGS. When reducing the gate bias 
below the flat band voltage, the channel is partially depleted so that the conducting width 
(neutral area) becomes narrower. When the gate bias reaches threshold voltage, the neutral 
channel looks like a string-shape connecting source and drain. When the gate bias is below the 
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threshold voltage, the device is turned off and the whole channel region becomes fully depleted.  
The leakage current is mainly due to trap-assisted gate tunneling instead of  gate-induced drain 
leakage effects (GIBL) [52]. 
    There are many unique properties regarding the JL MOSFETs.  First, the 
transconductance degrades much more slowly when gate voltage is increased due to bulk 
conduction mechanism. Actually, this is good for exploring the devices with high linearity as 
will be discussed in Chapter 4; second,  the degradation of mobility with temperature is much 
lower than in the inversion mode transistor. This is because the mobility in JL MOSFETs is 
limited by impurity scattering while mobility in lightly doped inversion mode MOSFETs is 
limited by photon scattering. The impurity scattering has much less dependence on temperature 
than photon scattering. Third, the intrinsic delay time for traditional inversion mode transistor is:  
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where Wsi is the width of the device, L the gate length, VDD the supply voltage and Cox the gate 
oxide capacitance, Tsi is the thickness of the silicon and ND the doping concentration. As shown 
in (1.2), we could find that the intrinsic delay decrease as EOT reduces in JL MOSFET. This is a 
merit indicating that we do not have to aggressively scale EOT to increase switching speed. The 
JL MOSFET is more immune to short-channel effects because the gate controlled depletion 
region extends into the SDE which provides a longer effective channel length. Simply increasing 
the doping concentration can bring about significant performance boost. There is indeed an 
imperfection in JL MOSFETs. The variability of the threshold voltage is greater than that in the 
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conventional ultrathin body SOI transistor. This is because the conduction channel is the entire 
body instead of just the surface.  The change of thickness of the body directly reflects the change 
of conduction current. The surface conduction device has less dependence on channel thickness 
(body region) variation. However, this problem could be solved by precise epitaxy/etching 
technology to achieve thin films with variation less than 0.2 nm. It can also be alleviated by 
adopting some other technology as discussed later. 
 
Figure 1.12: TEM of cross-section of silicon JL FETs. (a) Five parallel devices with a common 
polysilicon gate electrode. (b) Magnification of a single nanowire. Reprinted with permission 
from [50]. 
 
   An example of silicon-on-insulator technology for the fabrication of JL MOSFETs is 
shown in Figure 1.12.  The fabrication starts with commercial SOI wafers, and silicon nanowires 
are defined by e-beam lithography with thickness of 10 nm and tens of nanometers width. Ion 
implantation is employed to achieve uniform high doping within the nanowires after gate oxide 
growth. The high doping is required to ensure a high driving current and low source/drain 
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resistance. In order to fully deplete the channel during off-state, the geometries need to be 
extremely small. The gate electrode was formed by LPCVD deposition of amorphous silicon. 
After gate doping, the samples were annealed in N2 ambient for 30 mins. The gate was patterned 
by RIE etching. The SiO2 protective layer was patterned and Ti/W-Al metallization process was 
used for contact.  
One difference from the inversion mode transistor is that we have to use P+ poly-silicon for 
NMOS but N+ poly silicon for PMOS in order to obtain appropriate Vth. The aspect ratio is less 
than one in this particular case, which is not area efficient. In this way, we developed a new 
semiconductor etching technology to achieve much higher aspect ratio as will be discussed in 
Chapter 2.   
 
1.2.5 Comparison between inversion mode and junctionless mode multigate MOSFETs 
Table 1.2 summarizes the merits and drawbacks for both inversion mode and junctionless 
mode MOSFET. Clearly, there are many advantages of Junctionless mode MOSFET over the 
inversion mode MOSFET. First, it has lower thermal budget because there is no implantation and 
high temperature annealing in the fabrication process flow of the junctionless MOSFET. The 
majority carriers are in the center of the channel instead of the surface, where the electric fields 
are weaker compared with the surface region. Therefore, mobility is less degraded with the 
increase of surface electric field in the junctionless mode MOSFET. This is the origin of higher 
linearity in junctionless mode transistors compared with inversion mode transistors which will be 
discussed in Chapter 4. Since the scattering is photon-determined scattering rather than surface 
scattering, mobility is less degraded with the increase of temperature in junctionless mode 
MOSFETs. The delay is dependent on Cox, which relaxes the urgent requirement of increasing 
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Cox when scaling.  The major drawback of the junctionless mode MOSFET is its larger Vth 
fluctuation due to fin width variation, which is due to the factor that it is a bulk conduction 
transistor that is sensitive to the fin width.  
Table 1.2 Comparison between junctionless mode and inversion mode MOSFET 
 Junctionless mode MOSFET Inversion mode MOSFET 
SCE control Controversial  Controversial 
Cost/Thermal Budget Low High 
Mobility vs Electron field 
degradation 
Less More 
Mobility vs Temperature 
degradation 
Less More 
Intrinsic delay Dependent on Cox Independent on Cox 
Vth fluctuation More Less 
 
The most controversial debate is whether immunity to SCEs is improved in junctionless 
mode MOSFET. Collinge et al. [53] claim that SCE are less serious in the junctionless mode 
transistor because in off-state, the depletion region controlled by the gate fringing fields can be 
extended laterally to the source/drain extension region. This results in a longer effective channel 
length in off-state, which effectively blocks the leakage paths. The subthreshold slope as well as 
gate electrostatic control over the channel is better than in a conventional inversion mode 
transistor. However, Rios et al. [54] discovered a contradictory conclusion that inversion mode 
transistor should be better in terms of SCE control. They claimed SCE are worse due to the 
larger effective EOT in junctionless mode MOSFET since the majority carriers are travelling 
away from the surface. The gate electrostatic potential control losses are due to the larger EOT. 
They fabricated short-channel (26 nm) junctionless mode and inversion mode FinFET and 
compared the DC characteristics, confirming theory. The conclusion from Intel Corporation 
might sound good, but the junctionless mode MOSFET should have its own market in some 
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specific areas, such as ultra-high-aspect-ratio FinFET where uniform S/D doping is not easy and 
high linearity, high temperature stability applications due to its unique operating principle. 
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CHAPTER 2 – METAL-ASSISTED CHEMICAL ETCHING FOR III-V MULTIGATE 
MOSFET FABRICATION 
Nanostructure formation is the key process factor for multigate MOSFET fabrication.  For 
transistor applications, nanostructures with smooth interfaces and extremely narrow feature sizes 
are critical for high performance improvement. Traditional dry etching by reactive ion 
implantation is a mainstream way to generate nanostructures, but has many shortcomings and is 
getting harder to scale down. Wet chemical etching usually provides good interface for 
nanostructures, but it can only deal with large dimensions. A new etching method that combines 
the merits of dry and wet etching is highly demanded. 
2.1 Problems with conventional dry etching for fin formation  
Shrinking the transistor size horizontally is only one side of the coin. We might be able to 
obtain higher on-state current per unit area by fully utilizing the bulk substrate conductivity as 
the channel, that is, exploring performance enhancement in the longitudinal direction instead of 
horizontal direction. One key point is that we must keep the lateral dimension narrow enough to 
maintain sufficient gate electrostatic control. Therefore, FinFETs with high-aspect-ratio (AR) 
fins might be one of the ideal device structures to satisfy the requirements.     
The conventional well-known etching method, neither dry etch nor wet etch, can readily 
produce high AR fins with ideal vertical sidewall due to the non-ideal anisotropic etching profile. 
The tapered sidewall is due to the difficulty of making the reaction flow contact the surface and 
the fact that the reaction product evaporates as etching proceeds deeper. Figure  2.1  shows the 
cross section of state-of-the-art fins dry etched showing the non-vertical sidewalls. Due to the 
non-ideal anisotropic profile, there is a large leakage path at the wider bottom side such that the 
highest aspect ratio of the fins is less than 10:1. 
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What is worse, the plasma-based reactive ion dry etching causes irreversible damage to the 
sidewalls when fabricating FinFETs, particularly for III-V channels [55, 56], where such damage 
is difficult to repair compared to Si-based channels in CMOS technology. Sidewall damage 
induces a disordered interface between the high-k gate dielectric and semiconductor channel, 
which impedes the carrier surface mobility and degrades device sub-threshold characteristics 
[57]. Moreover, sophisticated techniques [58] are required to improve the selectivity over 
different materials by dry etching. Dry etching needs to be performed in an expensive high 
vacuum system. For the above reasons, dry etching hinders progress toward aggressively scaled 
FinFETs. On the other hand, pure wet chemical etching usually does not degrade the 
crystallographic integrity and has high selectivity, but it is only suitable for large features (>1 
µm). 
 
Figure 2.1: Cross section TEM images of commercial FinFETs at 22nm and 14 nm by Intel. 
Reprinted from Intel website http://www.intel.com. 
 
2.2 Principle of metal-assisted chemical etching 
MacEtch was first proposed in [59]. Metal serves as a hard mask as well as a catalyst that 
initiates the chemical etching by injecting holes to the substrate. There is a Schottky barrier 
25 
 
between metal and substrate which behaves like a barrier for hole injection. Different metals 
have different barrier heights with a certain material, thus the etching behaves much differently. 
It is worth noting that there is no etching without metals. Figure 2.2 illustrates the chemical 
reaction at the metal/substrate interface.  
 
Figure 2.2: Schematic of Au/semiconductor interface for the mechanism of MacEtch. Reprinted 
with the permission from [60]. 
 
MacEtch comprises two steps: a charge transfer process and a mass-transfer process. In the 
charge transfer process, the metal (Au) catalyst and semiconductor (InP) can be considered as a 
cathode and anode, respectively. The metal catalyst provides electrons which react with the 
oxidant H2O2 at the cathode as: 
H2O2 + 2H
+ → 2H2O + 2h+ 
The appropriate work function of metal is the key to achieve the charge transfer process.   
Holes are generated in this step and further react with InP and H2O at the anode (InP): [61] 
(i) InP + 4H2O + 8h
+ → InPO4 + 8H+, or 
(ii) InP + 0.55H2O + 8h
+ → 0.5In2O3 + H3PO4 + 8H+ 
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In the mass-transfer process, the generated In- and InP based oxides are dissolved in H2SO4.  
There is a significant difference between the inverse MacEtch presented here and the 
traditional MacEtch. In our structure, there is thick P-rich oxide layer right beneath the metal 
catalyst which prevents further oxidation. Au catalyst is responsible for the formation of an 
interfacial, P-based oxide layer that cannot be dissolved in H2SO4 during MacEtch. Therefore, 
the following etching preceded by the hole diffusion into the InP substrate. The thin In-rich oxide 
layer along the sidewalls can be dissolved by H2SO4, and MacEtch is proceeding. 
From the crystallographic dependence study, we found the Au patterns oriented at 45º 
relative to the primary <110> flat on (100) surface, which is good to form perfectly anisotropic 
etching profile. This is because the facets with the low index {010} planes instead of high-index 
planes are most exposed to the etching solutions. The concentrations of H2SO4 and H2O2 were 
optimized to obtain the best controllable etch rate and vertical etching profiles. The top P-rich 
oxide layer collapsed onto the sidewall after MacEtch and was removed by dilute HF solution. 
Figure 2.3 shows the InP nanostructures with different patterns. The structures include highly 
ordered arrays of nanopillars from ∼1.1 μm2 Pt square pads (Figure 2.3(a); note that the InP 
pillars are directly beneath the Pt pads), arrays of nanoscale fins after Au removal (Figure 
2.3(b)), microscale mesas forming the letters UIUC (Figure 2.3(c); inset shows a high-
magnification view of squared area from the letter ‘I’ where the InP block sits directly beneath 
the Au pad), and circular InP microstructures from concentric Au rings (Figure 2.3(d)). These 
images demonstrate that the i-MacEtch process can be implemented to fabricate three-
dimensional (3D) InP micro and nanostructures from various metal patterns, whether the pattern 
is linear, circular, discrete, or continuous. The comparison of two noble metals widely used for 
MacEtch, Pt and Au, is studied first. The Pt and Au layers were patterned by SL on the InP 
27 
 
substrates in Figure 2.4(a) and 2.4(b), respectively. The Pt serves as a strong catalyst to assist 
chemical etching which is highly anisotropic with vertical sidewalls. Au has a higher barrier with 
InP such that fewer holes are generated, thus it is more dominated by chemical etching. 
Therefore, vertical sidewall is only obtained for a certain orientation (45º relative to the primary 
<110> flat) where etching is fastest in the lowest atomicdensity plan.  We also have a control 
etching shown in Figure 2.4(c) that uses a photoresist SU8 as hard mask. There is no etching at 
all using the same etching solution as the ones with metal catalyst, which verifies that metals do 
serve as important catalysts to initiate the etching and direct the etching behaviors. 
Figure 2.5 shows SEM images (after Au removal) obtained at plan-view (a,d), low-
magnification 45° tilted-view (b,e) and high-magnification 45° tilted-view (c,f) of InP 
nanostructures formed by i-MacEtch using the two distinct pattern orientations indicated. Note 
that the pattern orientations shown in Figure 2.4 are the same as in Figure 2.5(d). It can be seen 
that vertical sidewalls on all four sides are achieved (Figure 2.4(c)), where the Au patterns are 
oriented at 45° relative to the wafer flat edge, so that the low-index {010} planes are the facets 
most exposed to the etching solutions. Conversely, when the Au patterns are oriented at 90° 
relative to the primary (110) flat edge (Figure 2.5f), in addition to the perpendicular {010} 
planes, as in the case of purely masked wet etching [62], sloped facets that are presumably the 
slow etch (211)A facets are also produced. Thus, only the 45° orientation of the metal patterns is 
suitable for the formation of perfectly vertical nanostructures having (100) sidewall facets, while 
a 90° oriented metal pattern leads to the formation of features having multifaceted geometries 
with high-index sidewall facets. Asoh et al. also noted crystal orientation-dependent anisotropic 
etching in their study of Pt-assisted InP etching [63]. 
28 
 
 
Figure 2.3: InP nanostructures generated from i-MacEtch: (a) arrays of nanopillars generated 
from Pt square pads, (b) arrays of nanoscale fins from Au lines after Au removal, (c) the letters 
“UIUC” from Au pads with inset showing a high-magnification view of the outlined region 
(white box) corresponding to the letter “I”, and (d) concentric InP microstructures generated 
from a set of Au rings, with inset showing the high-magnification view of the outlined region. 
The inset scale bars are 500 nm and metal catalyst layers were patterned by SL (a) and EBL 
(b−d). Reprinted with permission from [60]. 
 
 
 
Figure 2.4: Cross-sectional SEM images of InP pillar arrays formed by i-MacEtch with metal 
catalyst patterns (sitting on top) made of (a) 30 nm thick Pt and (b) 30 nm thick Au disks. (c) i-
MacEtch control experiment: SEM shows no etching with SU-8 as a mask. Inset scale bars 
represent 1 μm. Reprinted with permission from [60]. 
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Figure 2.5: SEM images of InP nanostructures etched for 10 min with γ = 24.5 at room 
temperature, where the square Au catalyst patterns (removed before SEM) were aligned at (a−c) 
45° and (d−f) 90° relative to the (110) wafer flat edge (the two arrows in the top-view images 
indicate equivalent ⟨110⟩ directions). (a,d) panels show plan-view images, while (b,c,e,f) were 
obtained at a 45° tilted angle. Reprinted with permission from [60]. 
 
2.3 Fabrication of high-aspect-ratio InP FinFET by MacEtch 
 
 
 
Figure 2.6: Schematic representation of the final device structure. The cross-sectional view of the 
InP JL-MOSFET is shown along the A-A’ plane in the right-hand-side panel. Reprinted with 
reference [64]. 
 
Figure 2.6 shows a schematic representation of the fabricated InP multigate JL-MOSFET 
structure. Figure 2.7 depicts the key fabrication steps. The InP FinFET channels were first 
defined by e-beam patterning on a 600 nm thick MOCVD grown Si-doped (8 × 1017 cm-3) InP 
epitaxial layer on a semi-insulating InP substrate. After native oxide removal by diluted HF, the 
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samples were loaded for Au evaporation (30 nm). This was followed by the newly developed 
inverse MacEtch (i-MacEtch) process, where Au serves as a catalyst to induce local 
electrochemical etching in a solution of H2O2 and H2SO4 at room temperature. After the desired 
aspect ratio was reached, Au was removed in commercially available Au etchant. Figure 2.8 (a)-
(b) shows an array of InP fins that are ~20 nm wide and ~700 nm tall. Unique to i-MacEtch, the 
sidewall etching profile is remarkably smooth, independent of metal pattern edge roughness, and 
free of ion-induced damage. Figure 2.8 (c) shows a bright-field TEM image of the fin sidewall, 
which confirms its atomically smooth surface.  
 
Figure 2.7: Schematic diagram and corresponding description of the process flow for the 
fabrication of an InP JL-MOSFET by i-MacEtch. The maximum annealing temperature is 
maintained below 500 °C throughout the whole process. Reprinted with permission from  [65]. 
     
To fully isolate the fin channels, 700 nm tall fins were formed by intentionally overetching 
the 600 nm thick doped epi-layer. The samples were dipped into diluted HF 10:1 for 40s to 
remove the collapsed oxide generated by MacEtch. Then the samples were immersed into diluted 
1:1 (NH4)2S : DI H2O for 10 min for surface passivation. Al2O3 (~10 nm) was immediately 
deposited by ALD as the gate dielectric, followed by a 30 s RTA at 500 °C. In order to fully 
wrap the metal contacts over the high AR InP fins, tilted sputtering of Ge/Au/Ni/Au was 
employed for source/drain (S/D) pads and Ti/Au (10 nm/100 nm) for the gate metal. S/D 
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contacts were annealed by RTA in N2 at 400 °C for 30 s. Figure 2.8 (d) shows the cross-section 
of a single fin conformably covered by the gate stack. Fins with widths as narrow as 15 nm and 
AR > 50:1 were achieved. Figure 2.9 (a) and (b) show the top and tilted view of the fabricated 
device.      
 
Figure 2.8: 60° tilted-view SEM images of (a) an array of InP fin nanostructures fabricated by i-
MacEtch and (b) high-magnification view of the central region of a single fin. (c) HR-TEM 
image showing the sidewall of a single InP after i-MacEtch; (d) 52° tilted-view SEM image 
showing the cross-section at the center of a single metal-coated 14 nm wide InP fin with aspect 
ratio ~50:1. Reprinted with permission from  [65]. 
 
Note that the on-state performance, including transconductance gm and drive current Ion, is 
reasonable for a long channel device with un-optimized parasitics (similar to a long channel Si 
junctionless transistor in [50]). We would also like to point out that the unprecedently high-
aspect-ratio (50:1) fins used in this work for device farbication greatly raised the difficulty in 
processing. We indeed attempted to scale down the channel length. However, due to the 
extremely tall fins, the topological uneveness was so huge that it was difficult to do sub-100 nm 
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feature patterning in a university lab. We first spun thin e-beam resist PMMA (200 nm) on top of 
the fins for source/drain patterning. Disconituity of PMMA coverage of the fin sidewalls could 
easily occur due to the poor conformality of spin coating for these deep trenches. Therefore, after 
S/D metal sputtering and lift-off, metals could still be connected as shown in Figure 2.10 because 
there was no PMMA coating along the fin sidewall between source and drain where it should 
have been. For this reason, we had to significantly increase the thickness of PMMA  to ~600 nm 
and raise the corresbonding dose and energy during e-beam lithography. The minimal feature 
size that can be written has been greatly increased due to the imposed extreme lithography 
condition. It is almost impossible to pattern sub-100 nm features using a 600 nm thick resist. 
 
Figure 2.9: (a) Top-view and (b) tilted view SEM image showing the final JL-MOSFET 
structure. As shown, the gate is centrally aligned between the source and drain. 
 
    We do expect much better performance as long as a shorter channel length device can be 
fabricated by developing advaced 3D process technology, such as resist reflow [66], disperse 
coating [67], spray and electrodeposition [68], or directed self-assembly nanolithography [69]. 
The optimization could be achieved by many other ways, like  lithography innovation (may be 
incorporated with CMP and other plannarize methods) and/or S/D regrowth to minimize the 
offset resistance. Those technology optimizations need to be explored extensively, but they are 
beyond the scope of this work.  We emphasze that we have fabricated a FinFET with 50:1 aspect 
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ratio here, which definitely imposes a great barrier in 3D processing. On the other hand, FinFETs 
may not require such a high-aspect-ratio in the near future. Lower aspect ratio (e.g. 10 – 20 to 1) 
FinFETs, which can be controllably produced by our etching method, may not pose severe 
processing difficulty. We chose an ultra-high-aspect-ratio (50:1) structure in this work so that the 
ultimate potential of this method can be demonstrated. We sincerely hope that the significance of 
this demonstration still holds despite the processing challenge and resulting performance 
compromise.  
 
 
Figure 2.10: Failure example showing metal lift-off above the tall fins patterned using a 200 nm 
thin e-beam resist. (a) SEM image after source/drain metal desposition and lift off using a thin 
PMMA layer (200 nm), when the original fin height is 700 nm, (b) zoomed view of the non-
removed metals on top of gate region due to poor conformal PMMA coverage on the tall fin 
sidewalls. 
 
2.4 Device characterization and discussion 
To reveal the superiority of MacEtch for device application, we have done the device 
characterization on Agilent4200. Figure 2.11 shows the electrical performance of a device with 
an array of 14 fins with gate length Lg = 560 nm, fin width Wfin = 20(32) nm, and height Hfin = 
600 nm. The sub-threshold slope (SS) extracted from the transfer curves (Figure 2.11 (a), (b)) is 
~ 70/80 mV/dec, respectively. The device is sharply turning on/off, which is due to the enhanced 
gate electrostatic control over the extremely narrow fins with low interface states density [70] 
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fabricated by MacEtch. The on/off ratio reaches as high as 5 × 105, which is comparable with the 
state-of-the-art techniques [71]. There was no hysteresis when sweeping Vgs in opposite 
directions. These are direct indications of high interface quality with minimum mobile charges or 
traps between the etched fin surface and high-k dielectric. The high negative Vth is attributed to 
the low gate work function and fixed oxide charges, which was extracted by TCAD simulation to 
be on the order of 7 × 1012 cm-2. The drive current reaches 52(160) µA/µm at Vds = 1 V for the 
Wfin = 20/32 nm devices, respectively.  
 
Figure 2.11: (a) Ids-Vgs semi-log curves and (b) Ids-Vds curves of representative devices with Wfin 
= 20 nm, showing abrupt turn on in the subthreshold region. Reprinted with permission from 
[65]. 
 
 
Figure 2.12: (a) normalized gm-Vgs curves and (b) Igate-Vgs curves of representative devices with 
Wfin = 20 nm. 
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Note that the current is normalized by the fin height (not width). If we increase the aspect 
ratio of fins further, the current conducted by each fin will increase accordingly. The aspect ratio 
cannot be infinitely increased since it introduces difficulty in 3D nano-patterning process. The 
plots of the two terminal I-V curves prior to the gate metal deposition show total resistance of 0.8 
kΩ and 2.8 kΩ respectively. We intentionally widen the S/D terminals by forming a dumbbell-
shaped metal catalyst pattern (Figure 2.9) to reduce the contact resistance. However, the contact 
separation is still large (2 µm). Figure 2.12(a) shows the normalized transconductance gm vs. Vgs. 
The relatively small gm is due to the large parasitic source/drain resistance. One of the key 
concerns is to reduce the source/drain contact distance to further improve the transistor 
performance by reducing the parasitic resistance. Much higher Ion can be expected if the S/D 
region is optimized, either by employing advanced patterning methods to shrink the contact 
distance, epitaxial regrowth in S/D extension area, and/or increasing the channel doping 
concentration. Figure 2.12(b) shows the normalized gate leakage current at Vds = 0.1 and 1 V, 
which is extremely low (4e10-5 A/cm2), results from good isolation of the gate from S/D. 
Therefore, the gate leakage is not contributing to the device leakage Ioff in this case. Since Ioff for 
devices with different Wfin are nearly identical, the major device leakage conduction should 
come from the substrate instead of the device channels, as measured from the substrate. The gate 
stack can effectively turn off the narrow fin channel so that almost no leakage current flows 
through the fins. Substrate engineering is the only way to further reduce the on-current [72]. Vth 
and the Ion/Ioff ratio change gradually with Wfin. Smaller Wfin (below 30 nm) is beneficial for 
reducing Vth while maintaining relatively large Ion/Ioff ratio. Figure 2.13 (b) plots SS as a function 
of Wfin. Due to the strong gate electrostatic control enabled by the high AR structure, even the 
widest fin width (Wfin = 60 nm) device shows a low SS (120 mV/dec) and DIBL (110 mV/V). 
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The extracted low field effective electron mobility approaches the bulk value as Wfin increases 
(Figure 2.13 (a)). 
 
Figure 2.13 (a) The extracted low-field electron mobility µ vs. Wfin. (b) Subthreshold slop Ss vs. 
Wfin for InP FinFETs with Lg=560 nm, EOT= 3.9 nm and active fin height Hfin = 600 nm. 
Reprinted with permission from  [65]. 
 
Although it is not easy to do an absolutely fair performance benchmarking since the on-state 
performance can be easily traded with other device metrics, such as much larger parasitic 
capacitance and/or worse off-state performance (Ss, Ioff etc.), we provide Table 2.1 for 
comparison of different FinFET structures including stacked nanowires for the same purpose of 
high current per unit surface area. Channel length Lc is defined as the distance between 
metallurgical junction of S/D and channel in inversion mode transistor, while Lc simply 
represents the S/D contact distance in a junctionless transistor. From Table 2.1, we can conclude 
that the absolute value of Ion that a single fin can conduct in a low-aspect-ratio FinFET remains 
low [50], even if the channel length is aggressively scaled [73]. The stacked channel device 
either suffers from severe parasitic problem that leads to a low Ion [74], or non-uniformity issue 
due to 3D process challenge that results in unacceptable leakage and Ss [75]. Our prototype 
ultra-high-aspect-ratio FinFET demonstrated here shows reasonably high current per fin due to 
the increased conducting volume and low off-state leakage. It does not suffer non-uniformity due 
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to the excellent etching control. Therefore, our method represents a big step towards super-high 
current density electronics. 
 
Table 2.1: Comparison of figures of merit of different technologies 
 
Ref Lg Lc EOT VDD Ion per 
fin/stack 
Perimeter 
per stack 
Ioff per 
fin/stack 
Ss Type 
[50] 1 μm N/A 10 nm 1 V 0.25 μA 70 nm 2 pA 63 
mV/dec 
FinFET 
[74] 250 nm N/A 4.3 nm 1 V 20 μA 113 nm 1 pA 62 
mV/dec 
Stacked 
channel 
[73] 14 nm N/A N/A 0.8 V 33.7 μA 100 nm 4.2 nA 67 
mV/dec 
FinFET 
[75] 1 μm 200 nm 4.5 nm 1 V 480 μA 480 nm N/A 94 
mV/dec 
Stacked 
channel 
This 
work 
560 nm 1.8 μm 4.3 nm 1 V 7.2 μA 1200 nm 0.1 nA 63 
mV/dec 
FinFET 
 
    A novel technique, i-MacEtch, has been developed for sculpting III-V materials with 
highly anisotropic, high-aspect-ratio profiles to replace the traditional dry etching method in the 
semiconductor device fabrication process. We implement it into the fabrication of InP JL-FETs 
with ultra-high ARs, without the need for dry etching, ion implantation, or high temperature 
annealing, which is the revolution to redefine the traditional FinFET fabrication. These are all 
crucial to maintain the quality of high-k/III-V material surfaces and interfaces. The fabricated 
devices with narrow fin widths exhibit excellent on-state performance and near-ideal SS. 
Because of the simplicity, scalability, and high compatibility, we believe the III-V i-MacEtch can 
be incorporated into III-V transistor fabrication for future III-V based circuit manufacturing. 
 
2.5 Theoretical investigation of the scaling behavior of high AR on JL FinFETs 
The recently reported JL FinFETs showed very low on-state current (~0.03 µA per fin at 1 V 
overdrive) [50], presumably due to the fairly low AR (<1/3 with Wfin = 30 nm and Hfin = ~ 10 
nm) in addition to the low electron mobility of silicon. In comparison, the on-state current 
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measured from the high AR (> 30 for the active fin) InP FinFET is much higher, and it can be 
further increased if we continue to increase the fin AR by further etching. Preliminary simulation 
studies were carried out by TCAD simulation to investigate the ultimate scaling behavior and 
design rules for this type of high AR FinFETs using experimental, carefully calibrated TCAD 
model parameters.  
2.5.1 Device operating principle and optimization process 
                                            ,
fin fin
on flatband dd
c
H W
I q N V
L
                                                  (2.1) 
At flat-band condition, the drain current of JL FinFETs can be expressed as (2.1), where µ is 
the mobility, N is the carrier concentration, Lc is the channel length, VDD is the supply voltage, 
Wfin is the fin width and Hfin is the fin height. Ion, flat band can be simply increased by increasing N, 
Wfin or Hfin and reducing Lc. However, due to the limited bias swing of power supply, Ion usually 
cannot reach the flat band condition even at the highest bias Vdd. Ion can be simply denoted as: 
      Ion  = α (N, Wfin, Cox) × Ion, flat band           (2.2) 
where α (N, Wfin, Cox) is the function of N, Wfin and Cox for a specific technology node with 
known Lc and Vdd. It is expected that 0< α <1 in a low power supply system. Larger Cox, smaller 
N and smaller Wfin would increase α because of the suppressed SCE. Therefore, both increased 
available conduction carriers and suppressed SCE are indispensable to maximizing the on-state 
current. 
Traditional channel length Lc scaling requires increasing doping concentration and reducing 
Wfin, which is quite difficult to scale technically. Incredibly high N helps deliver more current. 
However, Wfin has to be aggressively scaled correspondingly (Wfin<5 nm when N is greater than 
1×1020 cm-3 [76]) for maintaining good electrostatic control. Such extreme values are impractical 
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to achieve in experimental processing. There is unacceptable performance fluctuation among 
different devices. Therefore, channel doping concentration N and fin width Wfin have to be 
considered comprehensively in order to get the highest performance at a particular channel 
length Lc. As shown in Figure 2.14 (a), at a fixed Lc=100 nm and N=1×10
18 cm-3, the maximum 
Ion first increases with the increase of Wfin because of the increased conduction area. After 
reaching a maximum point, the Ion reduces due to the worse Ss results from a weaker gate 
electrostatic control. As shown in Figure 2.14 (b), for a fixed N (i.e. WDM) and Lc, there is also 
an optimal Wfin for the highest Ion. Ion increases with the reduction of Wfin because of stronger 
electrostatic control. After reaching a maximum point, it reduces with further reduction of Wfin 
because of the reduced current conduction volume where gate electrostatic control is already 
strong enough to yield a low Ss.  
We plot the maximum Ion for each technology node for three different doping concentration 
levels as shown in Figure 2.14 (c). All devices simulated here have the same total area (500 nm × 
500 nm), which means a shorter Lc has a larger S/D thus lower S/D resistance. Increasing N can 
improve Ion as expected for all Lc. Interestingly, for a fixed doping level, Ion has a non-monotonic 
relationship with Lc. Ion first increases with the reducing of Lc due to reduced S/D distance. After 
reaching a peak point, it decreases with further reducing Lc because of severe short-channel 
effects. The transition points move lower as N increases. When N is higher than 8e18 cm-3, the 
optimal Wfin requires below 10 nm which can be considered infeasible experimentally. 
Correspondently, we also plot the scaling behavior of Lc vs. Ion for three different Wfin as shown 
in Figure 2.14 (d). A similar phenomenon is observed that Ion first increases with the reduction of 
Lc. However, the slope of Ion-Lc is small because higher N is chosen for longer Lc devices, which 
counteracts the effects of larger S/D resistance due to smaller S/D area. After reaching a 
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maximum point, Ion reduces due to more severe short-channel effects. Unlike ultra-thin body 
layer or low AR fins, the maximum allowable Wfin doubles theoretically in the high AR double-
gate FinFETs, thus doubling the available conduction carriers per fin.  
 
Figure 2.14: Simulated device performance. (a) Ion vs. doping concentration (N) for Lc=100 nm, 
Hfin=700 nm, Wfin =14 nm; (b) Ion vs. Wfin for Lg=100 nm, Hfin=700 nm and N=1×10
18 cm-3; (c) 
the maximum Ion vs. Lg for different channel  N from 1×10
18 to 8×1018 cm-3 and  Hfin=700 nm; 
(d) the maximum Ion vs. Lg for different fin width Wfin from 10 to 18 nm
 and Hfin=700 nm; Ion 
were extracted at Vgs=Voff, state+Vdd, Vds=Vdd=0.8 V, and Voff, state=Vgs at Ids=100 nA. EOT =1 nm for 
all simulated devices. 
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2.5.2 Projections for the ultimate scaling performance 
 
Figure 2.15: Modeled Ion vs. Hfin for a fixed Lc=100 nm, Wfin =10, 14 and 20 nm, EOT =1 nm 
and N is optimized for each Wfin and Lc; Ion were extracted at Vgs=Voff, state+Vdd, Vds=Vdd=0.8V, 
and Voff, state=Vgs at Ids=100 nA. All simulated devices have identical total area (500 nm × 500 nm). 
 
Considering the scaling limitations, we found the highest theoretical value for Ion can 
reach 0.6 mA per fin, corresponding to Lc=150 nm for Wfin=12 nm, Hfin=700 nm and N=4×10
18 
cm-3. Further increasing N or reducing Wfin reduces carrier mobility significantly due to the 
ionized dopants scattering and surface roughness scattering. It also causes unacceptable threshold 
fluctuation due to device parameter variation by process. In terms of lateral transistor scaling, the 
bottleneck set by the structural limitation and the increasing cost to reduce Lc, i.e. severe short-
channel effects and expensive patterning costs, is impossible to solve. The conventional 
horizontal Lc scaling law fails at this point if Wfin and N reach their physical limitation. The only 
remaining option is Hfin, where Figure 2.15 shows nearly linear dependence of Ion with Hfin. The 
relation deviates from linear after Hfin surpasses 1 µm because the carriers at the bottom channel 
have to travel a long distance to the surface contact. Through the optimization from Figure 2.14 
(a) to (d), it is possible to achieve Ion as high as 1 mA/µm at Ioff = 100 nA/µm even in a relatively 
long channel device (Lc=100 nm, EOT=1 nm, Wfin=12 nm and N=4×10
18 cm-3) as shown in 
Figure 2.15. Such a high on-current rivals the proposed targets for state-of-the-art 14 nm 
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technology node FinFETs in the International Technology Roadmap for Semiconductors (ITRS) 
[2] which still has no known solution.  
 
Figure 2.16: Calculated gate delay (τ=CtotalVDD/Ion and Ctotal=Cwire+Cgate) as a function of fin AR 
for: Cwire per logic gate = 0.2, 0.5, 1.0, 2.0, 5.0 and 10.0 of Cgate. The delay values are normalized 
to the intrinsic delay of FinFET with AR of 5:1.  
 
Ion increases at the expense of increased gate capacitance. However, increasing fin aspect 
ratio would improve gate delay if accounting for the interconnect delays. Like stacking nanowire 
channels in the vertical direction, increasing fin AR results in much larger active device width in 
the vertical direction. By itself, higher aspect ratio does not improve intrinsic individual 
transistor delay (Cgate×VDD/Ion), but it does improve the total gate delay if C incorporates the 
external parasitic interconnection capacitance Cwire Ctotal=Cgate + Cwire, where Cwire is assumed 
constant for a certain area [77] that consistent with AR as well as Cgate. 
The higher AR, the larger Cgate; therefore, the relative weight of Cwire is sharply reduced. 
The resulting performance should be significantly improved, which is plotted in Figure 2.16. The 
equivalent gate delay drops rapidly with  increasing of fin aspect ratio, especially at the 
beginning. The slope is sharper for devices with larger parasitic interconnection capacitance 
since Ion is dominating the delay behavior. 
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In summary, despite the long channel prototype performance, we demonstrated two major 
advancements on the state-of-the-art of FinFET technology by using ultra-high-aspect-ratio fin 
channels:  
 We eliminated RIE dry etching and high energy implantation/annealing in III-V FinFET 
fabrication, which is essential for minimizing ion-induced surface damage and interface 
states density between the III-V channel and the high-k gate dielectric. As a result, the 
quality of the InP/Al2O3 inteface is significantly improved, which is manifested in the 
subthreshold characteritics reported: SS close to 60 mV/dec and Ion/off is > 10
5.  
 We achieved unprecedentedly high-aspect-ratio FinFET. The motivation for raising the 
fin height is to increase current output per chip surface area, similar to the purpose of 
stacking channels in the vertical direction. Although this change does not affect the 
intrinsic transistor switching performance (τ=CV/I) much since the Ion increase is 
canceled by the capacitance Cgate increase, it does help to reduce extrinsic delay τ because 
Ion increases faster than Ctotal (which includes both Cgate and Cinterconnect) as fin aspect ratio 
increases. This benefit would be more pronounced for aggresively scaled circuits where 
transistors are so densely packaged that Cinterconnect plays a more and more important role.  
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CHAPTER 3 – DEVICE STRUCTURE DESIGN FOR ULTIMATE SCALING OF 
MULTIGATE MOSFETS 
Down-scaling of FinFETs into sub-10 nm has met tremendous challenges. The feature sizes 
such as EOT and fin width are physically limited to atomic level, thus it is getting harder and 
harder to scale. Abrupt ultra-shallow source/drain junctions are difficult to control below 10 nm 
technology node. It is hard to make the compromise between on-state current and off-state 
leakage via doping profile optimization. Therefore, structural innovation would be useful to 
extend Moore’s law by using multigate MOSFETs. 
3.1 Challenges with the scaling of FinFETs  
The main driveing force for downscaling FinFETs is to reduce intrinsic delay
CV
I
  and 
device footprint. Figure 3.1 shows the generalized schematic of a FinFET composed of fin 
arrays. To maintain excellent gate electrostatic control, there is a minimal requirement for fin 
width Wfin, namely, that the ratio Wfin/Lg<0.7. Therefore, the minimal feature size is different 
from the conventional FinFET dimension. When Lg scales down below 10 nm, it is extremely 
challenging to fabricate fin width below 7 nm. It is a difficult technical problem to pattern such 
thin fins. It also causes significant fin width variations that result in threshold voltage 
fluctuations. The extremely narrow fins degrade carrier mobility due to surface roughness 
scattering and quantum confinement. Scaling fin pitches or fin aspect ratio can reduce device 
footprint but do not help to improve the intrinsic performance since C and I are assumed to 
increase proportionally. Another key factor for scaling is the equivalent oxide thickness (EOT) 
which is also hard to scale beyond 0.7 nm. To push the technology node beyond 10 nm and even 
5 nm, innovations in FinFET architecture are highly demanded.  
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Figure 3.1: 3D schematic of fin array based FinFETs. 
 
Recently, Angada et al. [78], [79]  investigated using high-k dielectric spacer to replace 
conventional low-k spacer in underlap doped FinFET both by TCAD simulations and 
experimental demonstration. The principle theory is based on the design of underlapped doped 
FinFET structure to make a compromise between on-state current and off-state leakage. For 
extremely scaled gate length, the gate fields need to extend to source/drain extension (SDE) to 
control off-state leakage. Therefore, the doping concentration at SDE should be low. This 
compromises the on-state current by introducing a large parasitic resistance due to SDE. Figure 
3.2 shows the schematic of FinFET with high-k spacer. The high-k spacer has a lower equivalent 
SiO2 thickness. Therefore, the gate fringing fields can penetrate the high-k spacer to control the 
potential of SDE. At off-state, the additional gate field helps to deplete SDE and turn off the 
transistor so that the off-state leakage can be reduced. At on-state, the fringing gate field helps to 
accumulate/invert SDE region to boost the carrier concentration. Therefore, a higher drive 
current Ion is expected. The comparison of I-V curves for FinFETs with spacers of different 
dielectrics confirms the TCAD simulation that a much higher Ion/Ioff ratio is achieved by using 
high-k dielectric spacers. An inevitable side effect of using high-k spacer is the increased 
parasitic capacitances Cgs and Cgd, which add to the total device capacitances. Note that the delay 
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due to interconnection capacitance is dominating beyond 45 nm technology node. Therefore, the 
increase of sidewall capacitance does not degrade the overall circuit delay since the current is 
increasing more compared to the total capacitance. Therefore, there is still a net benefit. Note 
that the fringing field is not as strong as the planar field which requires a large compensation 
sidewall capacitance. Another drawback is that the designer cannot choose the permittivity 
flexibly. On a system level, there are different circuits with different interconnection densities. 
To optimize the entire system for the minimal delay of each part, one might prefer to choose 
different high-k spacers for different circuits. However, it is impossible to dynamically change 
high-k-spacer for different parts of circuits. Therefore, another kind of device structure 
innovation is required to solve the problems. 
 
Figure 3.2: Schematic for 3D structure FinFET and cross section showing the high-k dielectric 
spacer. Reprinted with permission from [78]. 
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3.2 One-sided source/drain extension contact FinFET for low power applications 
3.2.1 Background of conventional symmetric SDE FinFET 
    FinFETs have become the mainstream device architecture beyond 14 nm technology node due 
to their strong gate electrostatic potential control [1-4]. The distance between S/D contacts has to 
scale simultaneously with gate length in order to shrink the device size as well as to stimulate 
ballistic transport [5]. Since the channel would be intentionally left undoped, the heavily doped 
source/drain (S/D) region would diffuse a considerable amount of carriers towards the channel at 
on-state at the N+ (or P+)/intrinsic junction. Due to the proximity of S/D contacts for aggressively 
scaled devices, the equilibrium carrier density in the channel will be so high from diffusion and 
S/D direct tunneling that it will be harder and harder to turn off. Narrowing the fin width below 5 
nm [6] to help turn the transistors off is impractical due to demanding fabrication processes, 
unwanted width fluctuation and severe degraded carrier mobility resulting from quantum 
confinement and surface scattering. The electrical gate dielectric thickness is hard to scale to 
meet the low leakage requirement for lower power products [7]. New materials such as III-V 
compounds [8], new working principles such as tunneling FET (TFET) [9] or new architectures 
such as nanowire FETs [10], have their own problems such as low on-state current and/or new 
processing flows that require extensive efforts. 
    Here, we propose and simulate the performance of a FinFET structure with asymmetric S/D 
extension (SDE) contact for low power applications. Scaling performances of one-sided and 
double-sided SDE contact FinFETs are compared and analyzed in detail. By removing SDE 
contact from one side of the fin, the carriers diffused to the channel would be reduced while 
retaining the minimal S/D contact separation. We find that a one-sided SDE contact FinFET has 
much better scaling behavior. The optimized on-state current, Ion=0.16 mA/μm at Ioff=50 nA/μm 
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and VDD=0.4 V for LG=10 nm, is higher than the conventional double-sided SDE contact 
FinFETs and the Si TFET counterpart [11], and even approaches the theoretical value of III-V 
heterojunction TFETs [12].  
3.2.2 Concept of one-sided SDE contact FinFETs 
The top-view schematic for a conventional FinFET with gate to S/D underlap [13] is shown 
in Figure 3.3 (a). The channel is left undoped to improve carrier mobility and avoid random 
dopant fluctuation. The SDE region is also left undoped to extend gate electrostatic control. To 
shrink the effective S/D contact separation LS/D, one can deposit a highly doped film as shown in 
Figure 3.3(b), which partially covers the fin SDE.  
 
Figure 3.3: Top-view schematic diagrams of (a) double-gate FinFET with gate to S/D underlap: 
separated by SDE; (b) double-gate FinFET with gate underlap plus regrown highly doped S/D 
contacting layer; (c) double-gate FinFET with one-sided SDE contact for S/D; (d) double-gate 
FinFET with drain-only one-sided SDE contact; the fin height is denoted as Hfin in the vertical 
direction.  
 
    The basic analysis for FinFET in Figure 3.4 is based on solving Poisson’s equation for an 
ideally abrupt one-sided N+ or P+, (1×1020 cm-3)/i (intrinsic, 1.45×1010 cm-3) junction. Carriers 
diffuse from N+ (or P+) to the intrinsic side. Poisson’s  equation inside the intrinsic layer is 
expressed as: 
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where Φ(x) is the potential distribution if we define Φ(0) =0 at the edge of N+ side and Φ(∞) 
=Eg/2 (where Eg is the band gap) at the neutral intrinsic side. One can solve (3.1) by numerical 
simulation. The results show that carrier concentration exponentially decreases from 1×1020 cm-3 
(N+) to 1.45×1010 cm-3 (intrinsic) over a distance of around 60 nm. If the distance between 
heavily doped source and drain is less than 120 nm, it cannot return to the intrinsic value ni. 
Numerical simulations show the equilibrium carrier concentration reaches over 1×1018 cm-3 
when channel length scales down to 10 nm, which means the transistor is fully turned on even 
without gate bias. Either a negative gate bias or a midgap metal gate work function is required to 
turn off by bringing the carrier concentration back to ni. Similar to a junctionless mode transistor 
[14, 15], either a lower carrier concentration or a narrower fin width is imperative for better 
on/off characteristics [16].  
 
Figure 3.4: Comparison of equilibrium carrier concentration nSDE in the x-axis center of SDE 
region along y direction between double-sided (along A-A’ dashed line in Figure 3.3(b)) and 
one-sided SDE FinFETs (along B-B’ dashed line in Figure 3.3(c)), where [-5 5] is the SDE 
region.  
 
It is difficult to scale LG and the S/D contact separation LS/D by lateral doping engineering 
[17]. This is because the band bend diagram in the intrinsic channel side is insensitive to the 
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heavily doped S/D side in the N+/i junction, due to the fact that the built-in potential is nearly 
constant (Eg/2) and the intrinsic channel length is short. The lateral doping engineering also 
increases the effective separation between degenerately doped S/D ohmic contacts, thus 
increasing parasitic resistance [18].  
    We now consider removing one side of the SDE contacts (see Figure 3.3(c) for 
illustration) so that the equilibrium carrier concentration in the SDE region (nSDE) can be reduced, 
as shown in Figure 3.4. Channel potential can be more flexibly modulated by gate bias because 
fewer carriers are diffused from SDE region to channel. The gate electrostatic control, and thus 
the SCE immunity, can be expected to improve, compared with double-sided SDE contact 
FinFET with identical device geometries.  
    Carrier concentration at the source side should be higher than the drain side due to current 
continuity. The drain side is more critical to determine SCE since it competes with the gate to 
take control over channel potential. Therefore, we consider one-sided drain extension contact 
only, while keeping the source as double-sided SDE contacts as illustrated in Figure 3.3(d), 
which should benefit of both Ion and SCE. 
Device performance was simulated using the 3-D device simulator [19]. Drift-diffusion model 
with field dependent mobility was adopted. The band-gap narrowing model, band-to-band 
tunneling model, Shockley-Read-Hall recombination model and density-gradient quantum 
correction were used. Table 3.1 summarizes the device parameters used in the simulation, 
including the symbols defined in Figure 3.3.  As a validation to the simulation model, Poisson’s  
equation in the n+ drain side was solved analytically by space charge approximation. The 
analytical results of Φ(x) perfectly match with the numerical solutions.   
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Table 3.1 Design parameters for the simulation of silicon one-sided/double-sided SDE contact 
FinFETs 
 
Doing 
Concentration 
(cm-3) 
Gate Oxide 
(nm) 
Gate Work 
Function 
(eV) 
Lsidewall 
(nm) 
Wfin/Hfin 
(nm) 
LSDE 
(nm) 
LG 
(nm) 
1×1020(S/D)/ 
1.45×1010 
(channel) 
 
0.5 
 
 
4.5 
 
 
4 
 
 
7/50 
 
10 
 
7-20 
 
3.2.3 Performance analysis of one-sided SDE contact FinFETs 
 
Figure 3.5: (a) The transfer characteristics of double-sided (LS/D=18 nm), one-sided SDE contact 
(LS/D,top =18 nm and LS/D,bottom=30 nm), Drain-only one-sided SDE and conventional FinFET with 
LS/D=30 nm and iso-Ioff leakage; (b) conduction energy band minimal along source to drain for 
one-sided and double-sided SDE contact FET at off-state VGS=0.0 V when VDS=0.05 V and 
VDS=0.4 V, respectively. 
 
Figure 3.5 (a) shows the logarithmic and linear plots of transfer curves for the four device 
architectures illustrated in Figure 3.3 for LG=10 nm and VDS=0.4 V. From the logarithmic plot, it 
can be seen that the leakage current Ioff at VGS=0 V in the one-sided SDE contact structure is ~50 
nA/μm, which is lower than that with double-sided SDE contact, while drain-only one-sided FET 
sits between these two. Note that for the traditional FinFET structure without regrown SDE, 
although the same Ioff  (50 nA/μm) as with one-sided SDE FinFET at VGS=0 V is achieved, a 
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much larger source to drain separation (30 nm vs 18 nm) is required, which suffers a significant 
Ion reduction (as will be discussed later). The above observation confirms that a lower 
equilibrium carrier population in SDE is critical to reduce off-state leakage since the channel is 
easier to deplete. 
 
Figure 3.6: The bias dependence of Ss (left y-axis) and Ion (right y-axis) for one-sided, double-
sided and drain-only one-sided SDE contact FinFETs, respectively. 
 
    The underlying physical interpretation is further analyzed by the conduction energy band 
minimum Ec along the channel at off-state for VDS=0.4 V and 0.05 V respectively, as shown in 
Figure 3.5(b). In double-sided SDE contact FinFET, the potential barrier height is lowered with 
the increase of VDS due to its strong drain biasing effect. The effective energy barrier width is 
also narrowed, leading to worse SCE. In contrast, the lowering and narrowing of potential barrier 
in the one-sided SDE contact FinFET are significantly attenuated. This wider and taller potential 
barrier effectively prevents leakage at off-state, and improves the gate electrostatic modulation. 
The corresponding Ec plot for the drain-only one-sided device sits between the above two, which 
is not plotted here for legibility. From the linear plot in Figure 3.5(a), it is clear that the 
conventional FinFET has the lowest Ion at the same overdrive voltage (VGS-VTH) and iso-Ioff 
condition. Ion in the one-sided structure is higher than the double-sided counterpart for VGS below 
0.5 V. Remarkably, the drain-only one-sided SDE FinFET has the highest Ion (0.16 mA/μm), 
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which is more than 3x higher than the conventional FinFET (0.05 mA/μm) and 2x higher than 
the double-sided SDE FinFET (0.08 mA/μm), at iso-Ioff and VDD=0.4 V.      
  Figure 3.6 shows the bias dependence of the minimal subthreshold slope (Ss) and Ion, when 
VDS=VDD. As expected, Ss is lower in the one-sided SDE contact FinFET than in its double-
sided counterpart for all biases due to better gate electrostatic control. As VDD increases, both Ss 
are deteriorated due to a larger transverse electric field. Ss in the drain-only one- sided contact 
FinFET shows a weak dependence on VDD, with values smaller than one-sided counterpart when 
VDD>0.5 V. This is because of its asymmetric S/D nature, despite its higher equilibrium carrier 
concentration than its one-sided counterpart. In contrast to the conventional asymmetric S/D 
MOSFETs, either using asymmetric S/D doping profile [20] or different spacers [21], the drain-
only one-sided SDE contact FinFET has asymmetric SDE contact structure with minimal source 
to drain contact distance LS/D unaffected. As VDD increases, the portion of VDD drops on the drain 
resistance RD is larger compared to source resistance RS since RD>RS. On one hand, the effective 
VDS’≈VDS-IDS×RD across the channel is reduced due to a larger RD such that Ss is less degraded 
with VDD. On the other hand, a smaller RS results in a larger effective VGS’=VGS-IDS×RS which is 
closer to the external VGS, so that Ss is also less degraded with the increase of VDD and IDS. 
Ion is higher in one-sided SDE FinFET as long as VDD<0.5 V because of a steeper Ss [16]. At 
low biases, nSDE at the source extension side can follow the increase of inversion carriers in 
channel, satisfying the following expression: 
                                     
(V ) / ( 2H )SDE ox GS TH finn C V q                                    (3.2) 
where Cox is the gate capacitance and q is the basic charge. When VDD is higher than the 
crossover (0.5 V), nSDE in the one-sided SDE contact FinFET becomes a bottleneck such that it 
becomes insufficient to support the increase of inversion carriers in channel nchannel=Cox×(VDD-
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VTH). Therefore, its on-state current falls below that of the conventional double-sided SDE 
contact FinFET, thus it is better suited for low power applications. The drain-only one-sided 
SDE FinFET has the largest Ion due to both the steep Ss and a small RS.  
 
Figure 3.7: (a) VTH roll-off as the scaling of gate length; (b) the rise of subthreshold slope (left) 
and DIBL (right) at VDS=0.4 V in one-sided, double-side, and drain-only one-sided SDE contact 
FinFETs. 
 
Figure 3.7 (a) and (b) show VTH roll-off and Ss/DIBL versus physical gate lengths for different 
SDE contact architectures, respectively. It can be seen that VTH roll-off is suppressed, and Ss and 
DIBL are reduced in the one-sided SDE contact structure for gate lengths down to 7 nm. The 
double-sided SDE FinFET exhibits larger Ss and DIBL as expected due to severe SCE for all LG, 
but the difference is much bigger when the gate length scales down below 10 nm. The values of 
VTH and DIBL of the drain-only one-sided SDE contact FinFET sit between the other two due to 
its medium level of carrier concentration in SDE, but its Ss is similar to that of the one-sided 
SDE FinFET when VDD=0.4 V. The smaller RS and higher carrier concentration in the channel 
counteract their effects on Ss in the drain-only one-sided SDE FinFET. The comparison indicates 
that the one-sided SDE contact FinFET has the best scalability with the same physical 
dimensions. 
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The equilibrium carrier concentration in a FinFET channel becomes incredibly high due to 
the extreme proximity of S/D contacts with aggressive scaling. We designed a FinFET structure 
that has double gates but one-sided SDE contact, enabling low power operation with high on-
state current (0.16 mA/μm at LG=10 nm and VDD=0.4 V). By lowering the carrier concentration 
at the SDE region, the one-sided asymmetric SDE design provides better gate-to-channel 
electrostatic control and SCE immunity and offers a better design option for sub-10 nm gate 
length FinFETs. 
3.3 Asymmetric gate FinFET for high performance system-on-chip (SoC) applications 
3.3.1 Underlapped gate to SDE doping and spacer design 
FinFETs have become the mainstream device architecture beyond 14 nm technology nodes 
due to their strong gate electrostatic potential control [73, 80]. In the off-state, the effective 
channel length (Leff) needs to be extended by the undoped underlapped source/drain extension 
(SDE), in order to suppress short-channel effects (SCE) [81]. In the on-state, the carrier 
concentration in SDE needs to increase so as to minimize parasitic resistance. Down-scaling 
through conventional lateral doping engineering makes it hard to compromise between SCE and 
parasitic resistance because it increases the effective separation between degenerately doped S/D 
ohmic contacts [82]. One can introduce fringing electric field from the sidewalls of the gate to 
enhance gate electrostatic modulation over SDE [78, 79]. However, the permittivity of high-k 
spacer needs to be high since the gate fringing electric field is not as strong as perpendicular 
fields. The permittivity cannot be flexibly chosen according to interconnection density among 
different system-on-chip (SoC) circuits. Therefore, it significantly compromises the benefits of 
higher conduction current. 
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Here, we present a novel FinFET design, which features asymmetric gate lengths along fin 
sidewalls, through 3-D technology computer-aided design device simulation using Sentaurus 
Device [83]. Unlike the historically proposed asymmetric gate FinFET [84], a shorter gate is 
used to shrink the shortest source to drain separation while a longer gate helps modulate channel 
potential. SCEs are mitigated with fin width (7 nm) even wider than the minimal gate length (5 
nm), and conduction-current (as high as 0.75 mA/μm (NMOS), 0.4 mA/μm (PMOS) at VDD=0.7 
V) is significantly increased. The overall circuit delay can be minimized by optimizing gate 
lengths according to different local parasites among circuits in the interconnection delay 
dominated SoC applications. 
3.3.2 Design of asymmetric gate FinFETs 
    
Figure 3.8: Cross sectional schematic top view of (a) conventional symmetric double-gate 
FinFET and (a’) is the pipeline model for carrier populations, showing SDE region is the 
bottleneck for conduction-current flow; (b) asymmetric gate FinFET, showing top and bottom 
gates with two different gate lengths Lgtop and Lgbotom, (b’) is the pipeline model showing the 
bottleneck of SDE region has been removed.  
 
 Figure 3.8 illustrates the cross-section across the fin channel region from source to drain, 
for conventional symmetric gate (a) and asymmetric gate FinFET (aFinFET, b). Channel region 
as well as SDE are left undoped to ensure high carrier mobility and minimized SCE in both 
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cases. The heavily doped S/D contacting layers are assumed to be epitaxially regrown on top of 
fin S/D region and in-situ doped with 2×1020cm-3.   
   At on-state, the carrier concentration in gate overlapped channel region nchannel is 
modulated by gate bias Qn≈Cox×(Vgs-Vth). In conventional FinFET, the carrier concentration in 
SDE region nSDE is low such that it becomes a bottleneck for current conduction as shown in the 
schematic in Figure 3.8 (a, right). In aFinFET, it can still be effectively modulated by nSDE due to 
the gate-to-SDE overlap such that the bottleneck is eliminated (Figure 3.8b, right). At off-state, 
the channel is more difficult to turn off for conventional FinFET due to the small gate 
capacitance. In aFinFET, the longer gate assists the short gate to enhance gate to channel 
electrostatic coupling by additional fringing electric field, which effectively improves SCE and 
reduces leakage. This kind of aFinFET is experimentally feasible by CMOS compatible 
fabrication process [85].  
Table 3.2 Design parameters for the conventional symmetric and asymmetric gate FinFETs 
 
Doing 
Concentration 
Gate 
Oxide 
Gate Work 
function 
dSidewall 
Thickness 
 
Hfin 
 
Wfin 
 
Lgtop 
2×1020(S/D)/ 
1.5×1010(channel) 
cm-3 
0.7 
nm 
4.5(NMOS)/4.75 
eV (PMOS)  
3 
nm 
50/ 
100 nm 
7 nm 5 nm 
 
Device performance was simulated using the 3-D device simulator [83]. Drift-diffusion 
model with field-dependent mobility was adopted. The band-gap narrowing model, band-to-band 
tunneling model, Shockley-Read-Hall recombination model and density-gradient quantum 
correction were used. Table 3.2 summarizes the device parameters used in the simulation, 
including the symbols defined in Figure 3.8. 
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Figure 3.9: Comparison of carrier concentration along channel direction for (a) on-state when 
VGS=0.7 V, VDS=0.05 V and (b) off-state when VGS=0 V and VDS=0.05 V, where x-axis=0 is the 
center point of channel. In detail, [-5, 5] is channel, [-15, -5] is the source extension and [5, 15] is 
the drain extension, beyond which is source/drain region respectively. 
 
    Figure 3.9 (a) and (b) show the comparison of equilibrium carrier concentration across 
channel region between symmetric and asymmetric gate FinFETs at on/off-states respectively. 
As expected, at on-states, nSDE is increased that approaches nchannel in aFinFET compared with 
conventional FinFET. At off-state, nchannel in aFinFET is more than an order of magnitude lower 
than in a conventional FinFET which results from stronger electrostatic coupling by the extended 
gate to SDE overlap. 
 
Figure 3.10: Logarithmic and linear plots of transfer curves for the designed FinFET with Lgtop=5 
nm and three different Lgbottom=5, 15 and 25 nm respectively. VDS= VGS=0.7 V. All EOT are 0.7 
nm, Wfin=7 nm, channel is left undoped and S/D is highly doped n-type with NS/D=1×10
20 cm-3. 
Ion was extracted at iso-Ioff=100 nA/μm. 
59 
 
 
    Figure 3.10 shows the comparison of the logarithmic and linear plots of transfer curves 
with three different Lgbottom=5, 15 and 25 nm for NMOS and PMOS respectively, with Lgtop=5 
nm, Lsidewall=3 nm and VDD=0.7 V. For symmetric gate FinFET Lgbottom= Lgtop=5 nm, the device 
can barely be turned off with the lowest on/off ratio (102). As Lgbottom increases, Ion increases due 
to the increased nSDE and Ioff reduces due to the reduced nchannel as shown in Figure 3.9. The 
on/off ratio reaches 105, which is around three orders of magnitude higher than the conventional 
FinFET. The highest Ion extracted reaches 0.75 mA/μm, which is around 3× higher than 
conventional FinFET at iso-Ioff=100 nA/μm and VDD=0.7 V. Note that the excellent device 
switching performance is achieved with an aggressively scaled source to drain distance of 11 nm. 
This is an incentive for ballistic transport [86] due to a small footprint.  
 
Figure 3.11: Extracted minimal subthreshold slope (SS, left axis) and Ion (right axis) vs. different 
Lgbottom. SS and Ion improve with increasing Lgbottom, confirming the role of extended fringing gate 
electric fields that help to improve SCE and increase Ion. 
 
   Figure 3.11 compares the trend of the minimal subthreshold slope (Ss) and DIBL varied with 
Lgbottom at a fixed Lgtop=5 nm. DIBL is extracted as the Vth difference between VDS=0.05 V and 
0.7 V. As Lgbottom increases, Ss reduces from 143 mV/dec to 83 mV/dec and DIBL reduces from 
to mV/V. The electric fields from the gate extension overlapped with SDE effectively modulate 
the channel potential. The excellent short-channel behavior is obtained at a fin width of 7 nm, 
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which is smaller than the minimal gate length (5 nm). The relaxation on fin width is helpful to 
extend FinFET scaling since the minimal feature relies on gate length rather than conventional 
fin width. A wider fin should be beneficial for higher carrier mobility and better 
manufacturability.  
 
Figure 3.12: Simulated CMOS invertor delay τ vs. Lgbottom with different Cload. The electrical 
width for PMOS is twice that of NMOS. The dual-gate work function has been carefully chosen 
to achieve identical off-state current for  both NMOS and PMOS. 
 
    One of the main concerns for aFinFET is the increased gate intrinsic capacitance Cox. At a 
constant VDD, on-current Ion increases at the expense of increased gate capacitance Cox. The 
equivalent circuit delay (τ=Cload×VDD/Ion) largely relies on the load capacitance Cload=Cox+CINT, 
where CINT is the interconnect capacitance. Cload is dominated by CINT at 45 nm node [2, 87]. 
Beyond 45 nm node, CINT becomes more prevalent due to extremely dense layout and multi-
layer interconnections. Therefore, the cost of increased Cox may be trivial when increasing Ion in 
aFinFET where CINT dominates. Figure 3.12 shows the results of simulated total CMOS invertor 
delay versus Lgbottom for different Cload. When Cload is low, τ largely depends on Cox. At the 
beginning of increasing Lgbottom, Ion increases faster than Cox, thus τ gradually reduces. When 
lgbottom increases beyond a certain point, the loss of Cox eventually becomes dominant over Ion so 
that τ degrades. The optimized minimal point shifts to the right side when CINT is high. A larger 
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Lgbottom is preferable so that the nominal current density is increased at the same footprint as long 
as τ does not degrade. There are different CINT due to interconnection densities among different 
SoC circuits. Therefore, one can choose different Lgbottom according to the local CINT for highest 
SoC performance. 
    FinFETs with asymmetric gate configuration show improved SCE immunity and higher 
current density due to the additional gate extension overlap to SDE. They are promising for 
future ultimate-scaled high-performance SoC applications since the equivalent circuit delay 
could be minimized by optimized gate length design.  
3.4 Scaling junctionless multigate field-effect transistors by step-doping 
3.4.1 Problems with scaling of junctionless transistor 
Junctionless multigate field-effect transistors (JL MuGFETs) have been proposed as a 
potentially better alternative to traditional inversion mode MOSFETs for their scalability and 
fabrication simplicity [50, 88]. Conventional JL MuGFET design involves a uniformly doped 
channel at a high level (ND>10
19 cm-3) in order to deliver high current per unit width and 
minimize source/drain resistance (RSD). However, the on-current improvement by increasing ND 
reaches a limit because bulk conduction carrier mobility is degraded due to the increased 
impurity scattering. The device gets more difficult to turn off as ND increases, because higher 
gate bias is required to deplete the entire channel. The ultrahigh channel doping concentration 
will also enhance coupling between drain and channel, which can induce significant drain- 
induced barrier lowering effects (DIBL) [52].  
    Shrinking the dimension of the fins would help to alleviate the problems. However, the 
design rules will be tightened. Both the width and thickness of fins have to be extremely scaled 
due to the reduced maximum depletion width WDW as ND increases [89]. For example, the fin 
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width needs be as small as 5 nm when ND =8e19 cm
-3 for better gate electrostatic control [76, 90, 
91]. Such a small fin is difficult to fabricate [92] and would deteriorate the conduction-current by 
introducing large parasitic resistance. It may also lead to the swing of threshold voltage due to 
the potentially larger process variation for smaller scales [93]. The potential threshold swing 
issue is even worse for JL compared with the inversion-mode devices since JL devices are more 
sensitive to fin width variability [94]. Introducing non-uniform dopant distribution profiles in the 
channel is promising, as reported in planar JT devices using a Gaussian profile [95], which 
showed improvement of the off-current at the expense of the on-current. More systematic design 
and analysis is needed, especially for JT MuGFETs. 
3.4.2 Illustration for device structure with step-doping and simulation methodology 
     
Figure 3.13: Schematic of the structure of a step doped JL MuGFET. The cross sectional view 
(along A-A’) indicates two different doping regions inside the channel. Tfin and Wfin are the total 
thickness and width of the fin, respectively, and Ttd is the transition depth. Reprinted with 
permission from  [96]. 
 
Here, we present a design that adopts the step-doping scheme in JL MuGFETs, with higher 
doping concentration on both the top surface as well as the side walls of fins. Comparison with 
uniform-doping and retrograde-doping reveals that the high-low step-doping is superior in terms 
of better threshold voltage control, lower off-state leakage, higher on-current with the same total 
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number of dopants, and better SCE immunity. We then discuss the underlying mechanism and 
define a scaling factor metric to quantify its improved scalability. The implementation of step-
doping could be useful for the scaling of JL MuGFETs. 
Table 3.3 Summary of design parameters for the simulation of JL MuGFETs. 
 Uniform Retrograde-doping Step-doping 
channel doping 2.75e19 cm-3 5e18/5e19 cm-3 5e19/5e18 cm-3 
gate oxide 2 nm 2 nm 2 nm 
gate work function 5.5 eV 5.5 eV 5.5 eV 
transition depth 
(Ttd) 
N/A 2 nm 2 nm 
Tfin 20 nm 20 nm 20 nm 
Wfin 9 nm 9 nm 9 nm 
Lgate 10-170 nm 10-170 nm 10-170 nm 
WDM 7.2 nm 5.5 nm 15 nm 
 
 
    A JL MuGFET structure employing step-doping profile is schematically shown in Figure 
3.13. The cross sectional view along the A-A’ direction shows the two regions with different 
doping concentrations, high (N1, near-surface or shell, shaded with hash lines) and low (N2, 
subsurface or core, shaded with grids) as indicated. We will call this the step-doping if it is high 
to low doped from the surface; in contrast, retrograde-doping [97] refers to low to high. For ease 
of analysis, we assume the high and low doped regions have the same area A, i.e. (Tfin-
Ttd)×(Wfin-Ttd)=Tfin×Wfin/2, where Tfin and Wfin are the total thickness and width of the fin, 
respectively, and Ttd is the transition depth. For comparison, we use a control design with the 
same total number of dopants, but uniformly doped with doping concentration of (N1+N2)/2. 3D 
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numerical simulation of the device DC performance was carried out using Synopsis Sentaurus at 
300 K. The parameters used for simulation of a Si channel are summarized in Table 3.3. Band-
to-band tunneling [98] and mobility degradation due to impurity scattering were taken into 
account [83]. Quantum mechanical correction was not included to save simulation time and 
should not affect the analysis on different doping schemes. Note the proposed structure can be 
readily fabricated either by advanced implantation and annealing technology or by in situ doping 
during epitaxial growth.  
 
Figure 3.14: (a) Comparison of the transfer Ids-Vgs curves for different doping schemes with 
Lg=15 nm and the detailed parameters adopted from Table 3.3. (b) Comparison of conduction 
band minimum Ec versus positions in the channel (along B-B’ in Figure 3.13) at off-state 
(Vgs=Vth-1/3*VDD), for different doping schemes with Lg=15 nm that source at zero and drain at 
15 nm in x-axis. The detailed device parameters are adopted from Table 3.3.  Reprinted with 
permission from  [96]. 
 
3.4.3 Improved scaling performance by step-doping 
Shown in Figure 3.14 (a) are the simulated transfer curves Ids-Vgs for aforementioned devices 
(Lg = 15 nm) but with three different doping schemes. The relevant parameters used in the 
simulation are listed in Table 3.3. At Vds=VDD=1 V and Vgs= Vth+2/3VDD, Ion is found to be 650, 
480, 370 µA/µm for step doping, uniform doping and retrograde doping, respectively, 
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normalized by the fin height. This can be understood because Ion can be estimated from Equation 
(3.3),      
                                                      𝐼𝑜𝑛 ≈ ∑𝑞µ𝑁
𝑇𝑓𝑖𝑛𝑊𝑓𝑖𝑛
𝐿𝑔
𝑉𝐷𝐷                                                      (3.3) 
where µ is the mobility, N is the carrier concentration, Lg is the gate length, VDD is the supply 
voltage, and ∑ accounts for the summation of the conducting carriers with different µ. Although 
the total amount of conducting charges in the channels is the same for three designs, the different 
dopant distribution changes the effective fin width. The gate bias converts the channel from 
depletion to flat band, then to accumulation mode faster because of a smaller effective fin width 
for the step-doping case which will be discussed further later. This leads to more carriers for the 
same amount of gate voltage overdrive. On the other hand, the mobility difference between the 
highly doped areas (2.75e19 and 5e19 cm-3) is not significant [99], while the mobility in the 
lower doped area (5e18 cm-3) is much higher which contributes to more current. Therefore a 
higher on-current in the step doping scheme is expected.  
  Furthermore, the sub-threshold behaviors show significant improvement. The subthreshold 
slope (SS) is 88 mV/dec for the step-doping scheme from 98 mV/dec for the uniform doping 
scheme, with the retrograde-doping scheme being the worst at 107 mV/dec. Correspondingly, the 
step-doping scheme has the lowest off-state current compared with the other two. 
    The source barrier, which is the maximum difference of the off-state conduction band 
minimum Ec in the source/channel region, determines the off-state current. Figure 3.14 (b) plots 
the off-state Ec(x) at the interface of Si and SiO2 along the middle of the fin channel (i.e. along 
B-B’ in Figure 3.13). Both the height and the width of source barrier are slightly larger for the 
step-doping scheme compared with the other two. Although the difference is small, it may still 
block the tunneling at off-state more effectively, contributing to lower leakage current.  
66 
 
 
 
Figure 3.15: Comparison of threshold voltage (Vth) roll-off with the scaling of the gate length 
(Lg) between the three different doping schemes. Reprinted with permission from  [96]. 
 
In addition, the threshold voltage (Vth) becomes more and more negative, from step, 
uniform, to retrograde-doping structures, as can be seen from Figure 3.14 (a). This could be 
attributed to the slope of the electric field (dE/dx) in the channel. The lower doped region is 
located away from the gate metal in the step-doping case, resulting in a reduced dE/dx and thus 
smaller surface potential φs [100] compared with the other two. Therefore, lower Vth value can be 
achieved according to Gauss’ law (note the total charge are identical for all cases). This feature is 
useful for the scalability of junctionless transistors because it can help turn off transistors without 
the need for excessively high gate work function or scaled fin dimensions. 
Figure 3.15 examines the SCE by plotting the Vth roll-off as a function of gate length (Lg). 
The steep decay of Vth for small Lg can be seen for all doping schemes, but the decay rate is the 
slowest one for the step-doping structure. The trends of Ss and DIBL as a function of Lg are also 
examined and shown in Figure 3.16. The step-doping structure shows the lowest Ss and DIBL 
across the entire Lg range. Clearly, the step-doping scheme leads to better SCE immunity.  
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Figure 3.16: Subthreshold slope (Ss) and drain-induced barrier lowering (DIBL) comparison 
verse gate length using the same parameters in Table 3.3. Reprinted with permission from  [96]. 
 
    We believe the improved SCE immunity results from the smaller effective fin width “seen” by 
the gate electrode in step-doping and better gate electrostatic control. On one hand, the thicker 
Wfin is, the more current it can deliver per fin. The maximum Wfin is, however, limited by the 
maximum depletion width WDM in order to ensure total depletion at off-state. On the other hand, 
lower channel doping concentration, i.e. larger WDM, is desired in order to improve SS, DIBL 
and lower leakage for the same Wfin [52]. To evaluate the extent of depletion in the channel, we 
define an effective fin width scale factor α = Wfin/WDM. The smaller α, the easier the channel can 
be turned off by complete depletion, which means stronger gate electrostatic control and better 
SCE immunity. 
    We compare α for the three doping schemes: 1) N1 > N2; 2) N1 = N2; 3) N1 < N2, where 
N1 and N2 are the near-surface and subsurface doping concentrations, respectively, as indicated 
in Figure 3.13. We assume (1) and (3) have the same transition depth Ttd for comparison and 
Ttd<WDM, N1. By integrating Poison’s equation along the normal direction of oxide/Si interface 
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[89], we can calculate the effective WDM for an arbitrary two-step-doping scheme: 
                                       
2 21
,
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2 si
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                                                (3.4) 
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i i
N NkT
q n n
   . 
We substituted N = (N1+N2)/2 in (2) to obtain the value of WDM, 2 for the uniform-doping 
scheme. We found that WDM, 1> WDM, 2>WDM, 3 holds true only when N1>N2. The calculated 
values of WDM are 15, 7.2, and 5.5 nm for step, uniform, and retrograde-doping schemes, 
respectively, using parameters listed in Table 3.3. Since the physical thicknesses Wfin are all 
identical for these three schemes, we can deduce that α1<α2<α3. Therefore, the step-doping 
scheme yields the smallest α thus the best off-state control. This also implies that if the same off-
state performance is designed for all three schemes, wider fins for the step-doping scheme can be 
allowed. As a result, the step-doping scheme leads to better scalability by relaxing device 
fabrication requirements which also should reduce parasitic resistance. 
We presented a step-doping scheme for the scaling of junctionless transistors. Lower |Vth|, 
higher Ion/Ioff ratio and better SCE immunity can be achieved with the high-low step-doping in 
the channel. The standby power consumption is significantly reduced while achieving higher on-
state current. The benefits of step-doping are attributed to the reduction of effective fin width. 
This design methodology relaxes the requirement for fin width scaling in JL MuGFETs, allowing 
continued scaling of JL transistors. 
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CHAPTER 4 – GATE-ALL-AROUND NANOWIRE MOSFET FOR HIGH-LINEARITY 
LOW POWER APPLICATION 
4.1 Motivations for improving linearity in MOS transistors 
For radio frequency (RF) circuits in modern communication systems, linearity is a crucial 
consideration for minimizing high order harmonics and inter-modulation, to guarantee less 
distortion between input and output signals. Transistor transconductance (gm) contribution is a 
dominant factor compared to output conductance (gd) for the non-linearity of RF amplifier and 
other circuit elements at high frequency, because the internal capacitances and substrate network 
reduce the optimal impedance for low distortion [101]. Unfortunately, gm non-linearity is an 
inherent property of conventional transistors because of the mobility degradation at high field, as 
well as bias dependent source/drain (S/D) resistance [102] and channel length modulation effect 
(CLM) [103]. High linearity is even more difficult to achieve at low power supply and room 
temperature, which are required for portable RF applications. 
There are many reports on improving the linearity at the circuit level by integrating and 
individually addressing discrete devices [104-106]. However, such schemes require more 
resources and larger footprint. Few efforts have been put into improving linearity at the device 
level. Kaya and Ma reported the approach of double-gate Si metal-oxide-semiconductor field 
effective transistors (MOSFETs) [107]. Recently, Razavieh et al. demonstrated that nanowire 
(NW) gate-all-around (GAA) MOSFET has the potential to achieve good linearity when 
operating at the quantum capacitance limit [108]. These two approaches showed promising 
results. However, the improvements demonstrated thus far are limited in their range of operating 
voltage or temperature, as well as by technical difficulties in realizing the full potential of these 
mechanisms. It is of great interest to find other ways to achieve high linearity using NW GAA 
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MOSFETs, not only for their excellent digital performance [109], but also for the potential in 
superior analog/RF scalability [110]. 
Here, we first provide physical understanding of linearity in NW GAA MOSFETs. Then we 
present a device architecture that employs vertically-stacked III-V NWs with tunable size and 
doping levels as the high mobility channel. Specifically, we use GaAs here to take advantage of 
its high electron mobility property. Through modeling and 3D numerical simulation, we 
demonstrate that by properly adjusting the doping and dimension of the stacked NWs 
individually, significant improvement in linearity, characterized by high IP3 at maximum 
transconductance point gm, max, can be achieved, even for low power supply operation at room 
temperature. Finally, we discuss other metrics for high frequency RF/Analog performance of this 
device architecture.  
4.2 Vertically-stacked individually-tunable nanowire field effect transistors for low power 
operation with ultrahigh radio frequency linearity 
4.2.1 Device structure illustration and simulation methodology 
Figure 4.1 schematically depicts the proposed vertically stacked NW GAA MOSFET 
architecture, but we will analyze the gm linearity of a single NW channel device. We adopt a 
charge-based long channel model for gm analysis [111], which is valid for NW GAA MOSFETs 
operating at low electric field. As gate bias Vgs increases above threshold voltage (Vth) and below 
Vgs-Vth<Vds (drain bias), the transconductance of the device can be expressed by: 
                                           
2 ( )eff ox gs th
m
eff
RC V V
g
L
 
                                                    (4.1) 
and when ds gs thV V V  , gm reaches its peak value: 
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where μeff is the effective mobility, R is the NW radius, Leff is the effective gate length which 
varies with CLM, Cox is the gate oxide capacitance per unit area, and Vds is specified as the 
drain-to-source bias which excludes the voltage drop across the S/D resistance. When Vgs-Vth 
exceeds Vds, both the μeff and Vds are reduced due to high field related mobility degradation and 
the impact of S/D resistance, respectively. Therefore gm, which has the same format as (2), is 
significantly reduced at Vgs beyond gm,max. 
 
Figure 4.1: Schematic illustrations of vertically stacked NW GAA MOSFET design on a semi-
insulating substrate (SI Sub): (a) Cross-sectional view with gate stack, S/D, and SiN spacer; (b) 
three-dimensional view of the stacked NWs without the gate stack. Reprinted after permission 
from [112]. 
 
    3D numerical simulation is performed by the device simulation package Synopsys TCAD 
SENTAURUS, employing the hydrodynamic model to incorporate the non-stationary transport 
effects [113]. A density-gradient equation is adopted to account for the first order quantum 
mechanical correction [114]. We assume the channel and S/D region material in this design is 
GaAs. As an example, we assume that the NW is uniformly p-doped at low level (5e14 cm-3) 
with a relatively large diameter (Dnw = 30 nm). The doping level in the S/D regions is high (n
+, 
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1e19 cm-3) and the S/D extension is lower (n, 2e18 cm-3). The intrinsic doping-related S/D 
resistance is assumed to be 2 kΩ. The NW is surrounded by 10 nm Al2O3 as the high–k gate 
dielectric and a gate metal with mid-gap work function of 4.5 eV (e.g. WN). A moderate value of 
interface charge density 5e11 eV-1•cm-2 is assumed at the GaAs/Al2O3 interface based on 
published experimental data [115]. All parameters and conditions used for the simulations are for 
room temperature operation.  
4.2.2 Device design for improving linearity by stacking nanowire channels 
Figure 4.2 (a) and (b) show the simulated gm vs. Vgs curves as a function of nominal gate 
length Lg and drain bias Vds, respectively. As Lg scales down, the gm linearity becomes worse 
(Figure 4.2 (a)). This can be attributed to larger contribution of S/D resistance as well as more 
severe mobility degradation for devices of smaller Lg. In Figure 4.2 (b), it is shown that the 
linearity improves for higher Vds. This can be attributed to the counteraction between Leff, μeff, 
and Vgs-Vth. An incremental gm is expected when Vgs-Vth<Vds because gm should increase with 
Vgs as seen in (4.1). However, Leff increases more significantly due to CLM and μeff drops as Vds 
increases. As a result, higher Vds corresponds to a flatter gm vs. Vgs curve. However, as can be 
seen from Figure 4.2, it is much more challenging for a NW GAA MOSFET with a short-
channel to achieve good linearity at low Vds. 
Based on the analysis of single NW channel in Figure 4.2, if several NW channels with 
different gm vs. Vgs profiles, either descending or ascending within a certain range of Vgs
 bias, 
can be superimposed, it is possible to obtain a near constant total gm of the NW group, thus 
overall better linearity. The profile of the gm vs. Vgs curve can be tuned by changing the NW 
diameter and doping concentration. Hence, we propose a vertically stacked NW GAA MOSFET 
structure similar to that of [116] except that the stacked NW 1, 2, and 3 possess different 
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diameters and doping concentrations, as illustrated in Figure 4.1(a) and (b). The structure can be 
realized experimentally by growing the epitaxially stacked lattice-matched (e.g. GaAs/AlGaAs) 
or strained (e.g. InGaAs/AlGaAs) layers with different thickness and doping concentrations on 
top of a semi-insulating substrate, either by metalorganic vapor phase deposition (MOCVD) or 
molecular beam epitaxy (MBE), followed by selective etching of the sacrificial (e.g. AlGaAs) 
layers to form GAA structure as in reference [117]. 
    
Figure 4.2: Transconductance gm as a function of gate bias Vgs for a single NW GAA MOSFET, 
NW radius = 14 nm with p type doping concentration 5e15 cm-3. (a) Different Lg at Vds=0.3 V.  
(b) Different Vds for Lg =200 nm. Reprinted after permission from [112]. 
 
From eq. (4.1), the rising slope of gm vs. Vgs at saturation region is 2 /ox effRC L . Vth 
determines the position of gm,max, and can be readily tuned by the NW doping concentration N 
(cm-3), while it only decreases slightly with the increase of NW radius R.  
We choose NW3 to be the NW with a large radius and low p-type doping concentration. 
Thus the NW3 channel has the lowest Vth and largest gm,max and it dominates the device 
performance when Vgs is low. Then on top of the NW3 we stack NW1 and NW2 with smaller 
radii and heavier p-type doping concentration N1 and N2. Therefore, these two NW channels 
should have relatively higher Vth and smaller gm,max. The ideal situation is that the descending 
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profile of gm,R3 exactly compensates the rising slope of gm,R1 and gm,R2 throughout a wide range 
of Vgs.  
Through numerical iterations, a 3-stack NW structure with N3 (p-type, 5e15) < N2 (p-type, 
3.2e18) < N1 (p-type, 5.8e18) and R3 (20 nm) > R2 (15 nm) > R1 (8 nm) has been chosen to 
illustrate the methodology of the design. This representative set of parameters can keep gm of 
NW1 and NW2 rise at the right Vgs range to compensate the descending gm of NW3.  
Table 4.1 Summary of design parameters and simulated electrical properties of individual 
and stacked NW devices at Vds=0.3V. 
 Radius (nm) Doping 
conc. (cm-3) 
Vth (V) 
 
gm,max (μS) Vgs @ gm,max 
(V) 
IP3 @ 
gm,max (dBm) 
NW1 7 p-type, 
5e18 
0.352 7.17 0.8 -7.50 
NW2 15 p-type, 
3e18 
0.345 13.57 0.8 -9.59 
NW3 20 p-type, 
5e15 
0.077 45.84 0.43 -8.86 
Total stack  0.098 47.96 0.58 -1.50 
 
However, the rising slope of the gm - Vgs curve is tied to the magnitude of gm,max as shown in 
eq. (4.2). The magnitude of gm,max for smaller NWs needs to be further increased in order to 
effectively increase the overall gm flatness. The local potential Vds near the top surface is larger 
because of less voltage drop across S/D resistance, so NW1, NW2 and NW3 have to be placed 
from top to bottom in sequence. A spacing of 40 nm between the adjacent NWs is used for the 
simulation. We further adopt different S/D extension doping concentration (Next1 (n-type, 1e18) 
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> Next2 (n-type, 8e17) > Next3 (n-type, 5e17)) in the stack. These two design considerations lead 
to a larger effective Vds for NW channels of smaller diameters thus result in larger gm, maxR1 and 
gm, max R2. Table 4.1 summarizes one set of design parameters for the vertically stacked GaAs NW 
FET. Note that the design parameters are a function of material related data, i.e. high-field 
dependent mobility degradation and S/D parasitic resistance. Other device parameters are the 
same as mentioned previously. These carefully designed parameters give rise to significantly 
improved linearity; i.e., gm is nearly independent of Vgs over the range of 0.4 – 0.8 V, as shown 
in Figure 4.3.  
 
Figure 4.3: Transconductance gm verse gate bias Vgs plot for NW1, NW2, NW3 and the 
vertically stacked NWs with Lg=200 nm. Reprinted after permission from [112]. 
 
The significant improvement in linearity is also supported by the figure of merit for linearity, 
the third order intercept point (IP3), which is defined as follows [104]: 
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where Rs is the source resistance, gm1 is the transconductance and gm3 is its 2
nd derivative. Figure 
4.4 shows the calculated IP3 of the optimized vertically-stacked NW GAA MOSFETs compared 
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with the individual NW cases. To reduce differentiation noise we used cubic-spline interpolation 
and performed polynomial regression at 7th–9th degree. This approach generally produces 
smoother IP3 curves as a function of gate bias. It can be seen that IP3 is improved from -8.86 
dBm (the best single wire, NW3) to -1.5 dBm (stack) at the corresponding gm,max, which is an 
improvement of ~ 7.36 dBm.  This result represents significant advancement compared with 
previous efforts for device level linearity improvements both in magnitude and operating voltage 
range [107, 108]. 
 
Figure 4.4: Third-order intercept point IP3 (dBm) versus gate bias Vgs plot for NW1, NW2, NW3 
and stacked NW design at Vds=0.3V; the dashed vertical lines indicate the gm.max position. 
Reprinted after permission from [112]. 
 
It is worth noting that the improvement in linearity is bias dependent, as is the case for the 
single stack device. One set of specific device design parameters (diameter and doping) 
corresponds to an optimized linearity for one specific bias range. Since the worst linearity 
problem is at low bias condition, our example for linearity improvement was optimized for low 
power application at Vds of 0.3 V. Furthermore, as can be seen from the transfer curves shown in 
Figure 4.5 for different gate lengths (100 – 600 nm), the channel length dependence of gm 
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linearity for stacked design is much weaker, compared to the single NW case (Figure 4.2(a)). 
This indicates that the superposition effect of multistacked NWs is valid no matter how large S/D 
resistance is relative to channel resistance.  
 
Figure 4.5: Transconductance gm as a function of gate bias Vgs for the stacked NW design with 
specified gate lengths at Vds = 0.3 V. Reprinted after permission from [112]. 
 
For digital circuits, this stacked NW design is expected to have excellent digital performance 
because of the GAA structure and much higher driving current density due to the stacked 
integration [116]. For analog circuits, there are two important metrics: one is the intrinsic gain 
gm/gd and the other is power efficiency gm/Id, in which gd is the conductance of the transistor and 
Id is the drain current. Figure 4.6a and 4.6b show the comparison of gd and gm/gd, and Id and 
gm/Id, respectively, as a function of Vgs for the stacked design and individual nanowire (NW3). 
We can see that both gm/gd and gm/Id of NW3 and stack design are at the same highest value 
when Vgs is low. However, as Vgs increases, gm/gd and gm/Id of the stacked case become larger 
than the NW3 case, even though gd and Id also increase. Thus the vertically stacked design 
improves driving current without a penalty in intrinsic gain and power efficiency, which is 
beneficial for analog circuits. 
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Figure 4.6: (a) Self-gain gm/gd, and (b) power efficiency gm/Id as a function of Vgs at Vds=0.3 V, 
as well as the corresponding (a) conductance gd and (b) drive current Id plotted on the respective 
right vertical axis’s. Reprinted after permission from [112]. 
 
In addition, we have compared the high frequency RF performance of the NW stack vs. 
individual NWs, using a two-port network configuration with parasitic capacitances and intrinsic 
resistances included in the simulation. The cut-off frequency fT was extracted by unity current 
gain (|Y21/Y11| = 1 in Y-parameter matrix). The maximum oscillation frequency fmax was 
extracted by the unity Mason’s unilateral gain [118]. The simulation results reveal that the high 
frequency metrics are dominated by the largest diameter NW3 as expected because it has the 
largest gm, and the stack only shows slight improvement. fT and fmax start to increase sharply after 
Vgs exceeds 0.2 V. fT of 11 GHZ and fmax of 140 GHZ are achieved at a low supply voltage Vdd 
of 0.3 V. All of these results indicate that the vertically-stacked NW GAA MOSFET design 
yields a good compromise between intrinsic gain gm/gd, power efficiency gm/Id and bandwidth fT 
for low power consumption. 
In summary, we have analyzed the linearity issues in NW GAA MOSFETs and presented a 
design of vertically stacked NW GAA MOSFETs that can achieve excellent linearity at low bias. 
For a representative design, IP3 at gm,max reaches as high as -1.5 dBm at room temperature, with 
excellent high frequency RF/analog performance. Our design offers a good solution for ultrahigh 
RF linearity performance and ultra-low power consumption portable system-on-chip 
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applications. The design is experimentally feasible. The methodology can be universally applied 
to all multi-stack NW GAA MOSFETs with different materials choice. 
4.3 Improving linearity by junctionless gate-all-around nanowire transistors 
For short-channel devices, gm linearity is especially degraded because of the mobility 
degradation and the severe source/drain (S/D) resistance [102, 112]. Junctionless (JL) FETs [50], 
which exploit bulk conduction, can minimize mobility degradation caused by surface roughness-
related scattering or high-k surface phonon scattering [119]. The lower electric field in the 
channels [120] also leads to less field mobility degradation, when compared to traditional 
junction-based transistors. Ultra-thin and narrow nanowires (NWs) surrounded by a multiple 
gates, such as  using the gate-all-around (GAA) structure [117], is a critical design guideline for 
JL nanowire MOSFETs (NWFETs) [93]. However, scaled NWs may impose large S/D 
resistance, which can be reduced by taking advantage of the high electron mobility and versatile 
bandgap and doping engineering of III-V materials [121]. Thus it is quite interesting to explore 
the potential for improving the linearity using III-V JL nanowire MOSFETs (NWFETs). 
III-V JL GAA NWFETs are fabricated with an implantation-free technology through S/D 
regrowth by metalorganic chemical vapor deposition (MOCVD). The fabricated short-channel 
devices (Lg=80 nm) show excellent gm linearity at low bias conditions (Vdd= 300 mV), 
characterized by the high third intercept point (2.6 dBm). 
4.3.1 Experimental process flow for junctionless gate-all-around nanowire transistor 
A new process flow for fabrication of nanowire gate-all-around MOSFETs has been designed 
and executed. The schematic illustration is shown in Figure 4.7. Semi-insulating (SI) GaAs 
substrate with (100) orientated surface is used as the starting material. Two stacks of lattice 
matched undoped AlGaAs (100 nm) and GaAs (100 nm) with n-type Si doped 2e17cm-3 are 
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grown in sequence in a horizontal-flow Aixtron metal organic chemical vapor deposition 
(MOCVD) reactor under atmospheric pressure. This thin GaAs layer serves as the future channel 
region and the AlGaAs serves as the sacrificial layer. Figure 4.8 shows the cross section of as-
grown stacked AlGaAs/GaAs. 
 
Figure 4.7: Schematic process flow for regrowth S/D nanowire gate-all-around MOSFETs. 
Reprint after reference [88]. 
 
In order to minimize S/D resistance and shrink gate length [2], as well as avoid traditional 
implantation-induced damage and high temperature annealing, we adopt S/D regrowth 
technology [122]. 120 nm SiO2 is deposited by LPCVD as the hard-mask layer for regrowth. The 
first e-beam lithography is performed to open the regrowth area on eLine Raith system using 
Polymethyl methacrylate (PMMA) positive e-beam resist. After development, the hard mask is 
etched in a plasma Freon reactive ion etching (RIE) system. Then the PMMA is removed by PG 
remover. After standard cleaning, a wet etching in H2SO4: H2O2: ionized water=1:8:80 for 1 min 
is performed to etch away S/D area, aiming to prevent dry etch-induced damage [123]. The inset 
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in Figure 4.8 (left) shows the cross-sectional view of isotropic wet etching. The wafer is 
immediately transferred to a MOCVD chamber to regrow the 200 nm S/D region with 5e18 cm-3 
Si doping concentration. Various gate lengths as short as 200 nm are determined by the 
separation between S/D at this step. Figure 4.8 (right) shows the cross sectional view of S/D and 
channel area after regrowth. 
       
Figure 4.8: (left) Stacked AlGaAs/GaAs material grown by MOCVD. The inset shows wet 
etching performed prior to regrow. (right) Cross sectional view of regrowth S/D area using SiO2 
as hard mask; the inset shows the top view. 
 
 
Figure 4.9: Suspended nanowires between S/D (left) and nanowires covered by gate stack after 
two step sputtering metals (right). 
 
The SiO2 hard mask for regrown GaAs is removed in BOE. Afterwards another SiO2 layer 
with 100 nm thickness is deposited by LPCVD. The second e-beam lithography is performed to 
pattern the fins between the S/D. The SiO2 hard mask is etched by RIE etching. The 
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GaAs/AlGaAs fins with 200 nm height are etched by inductively coupled plasma (ICP) RIE after 
the removal of PMMA. A wet etching in 25% HF is performed to selectively remove the 
exposed AlGaAs sacrificed layer to suspend GaAs nanowires. An overetch in BOE is allowable 
because the S/D region is protected by the regrown GaAs, which facilitates the process control. 
SEM pictures are taken by a Hitachi 4800 microscope. Figure 4.9 (left) shows the suspended 
nanowires after BOE etching. 
 
Figure 4.10: The finalized device SEM image and zoomed in picture showing the fin channels 
covered by gate stack. 
 
The sample was put in 10% (NH4)2S solution for 10 min to passivate the surface before 
loading into atomic layer deposition (ALD) chamber to deposit 10 nm Al2O3 as the gate 
dielectric. The S/D contact area is exposed in another e-beam lithography. Ge/Au/Ni/Au (20 
nm/50 nm/30 nm/50 nm) was deposited by e-beam evaporation in sequence. A rapid temperature 
annealing (RTA) at 350 C for 90s is performed for the source/drain ohmic contact formation. 
Finally the Ti/Au (10 nm/100 nm) stack was patterned by e-beam lithography and lift-off as the 
gate stack. Figure 4.9 (right) shows the SEM picture of the suspended nanowires covered by gate 
stacked (Al2O3/Ti/Au). The device ended with acetone/methanol/IPA standard cleaning process. 
Figure 4.10 shows the completed device and zoomed-in view of the raised regrowth S/D and 
short GAA channels. 
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4.3.2 Device characterization and discussion 
The electrical characterization was carried out using a Keithley 4200 semiconductor 
characterization system. Figure 4.11 shows the transfer characteristic at Vds=0.1 V, 0.5V and 0.1 
V and the output curve at different Vgs for the fabricated device with the gate length Lg=200 nm 
and nanowire width DNW= 200 nm, respectively. From this curve, we could extract Ss and DIBL 
are 210 mV/dec and 332 mV/V respectively. The good SCE performance is due to the better 
gate-all-around electrostatic integrity. The threshold voltage Vth =-0.147 V, which is obtained by 
the linear extrapolation of Id-Vg curve at Vds =50 nm.  Figure 4.11 clearly shows that there are 
two different subthreshold slopes (Ss). This is due to the corner effects [124], which indicate the 
electric-field in the corner is higher than the central bulk area. The non-uniform electric field 
distribution leads to two sub-channels, i.e. surface and bulk channel, and turns on at different 
bias, which leads to two different Ss. 
 
Figure 4.11: (left) Transfer characteristic of the fabricated GaAs NW GAA MOSFET with gate 
length Lg=200nm, nanowire diameter Dnw=200 nm. (right) Output characteristic of the same 
device. Reprinted with permission from [88]. 
 
Figure 4.12 shows the extracted transconductance vs. different Vgs. The transconductance is 
almost constant when the device is turned on. Thus high linearity is achieved for large bias range 
(>1.0V). Two factors may help to explain the phenomenon. The transistor is junctionless, which 
is named “gated-resistor”. The conduction carrier is majority rather than minority carriers. The 
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electric field is smaller than the traditional NPN junction MOSFETs [120], which leads to more 
slight mobility degradation. The second reason is that we use extremely small nanowires as the 
channel. The absolute channel resistance is much larger than the regrown highly doped S/D 
region. Therefore, the effects of S/D resistance might be small enough relative to channel 
resistance such that the linearity improves. We can obtain flat gm curves even at biases as low as 
0.1 V as shown in Figure 4.12. This is an improvement over previously published data. 
 
Figure 4.12: Extracted transconductance vs. different Vgs for Vds= 0.1V, 0.5 V and 1.0 V 
respectively. 
 
 
Figure 4.13: gm vs. Vgs for the control planar GaAs MOSFET, Lg= 250 nm. TAl2O3=9 nm. 
 
The control planar bulk GaAs MOSFETs are fabricated in parallel. Figure 4.13 shows the gm 
vs. Vgs of the fabricated device with Lg=250 nm. Significantly larger gate leakage is observed for 
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high Vgd. The linearity is not as good as NW GAA MOSFETs because the relative weight of S/D 
resistance is larger and the gate leakage is larger, which contributes to non-linearity, in this case. 
There are two important metrics to evaluate the device RF performance. One is intrinsic gain 
gm/gd, and the other is power efficiency gm/Id. These values vs. different Vgs are plotted in Figure 
4.14 respectively. The intrinsic gain drops continuously as Vgs increases and reaches almost unity 
when Vgs=Vth. The power efficiency also decreases with the increase of Vgs and reaches 5 at Vth. 
It can be easily understood from the gm curve in Figure 4.13 that the obtained linear gm has 
relatively small value which sacrifices other RF metrics.  
 
Figure 4.14: (left) Intrinsic gain gm/gd vs. different Vgs at VDS =100 mV. (right) Power efficiency 
vs different Vgs at VDS= 100 mV. 
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CHAPTER 5 – FUTURE WORK  
5.1 Developing improved high-aspect-ratio FinFETs 
The ultimate on-state current, Ion, is limited by the thermal consideration at a fixed value of 
off-state leakage, Ioff, and overdrive voltage VDD, and the gate delay (CVDD/Ion) can then be 
reduced only at the expense of increased VDD resulting in increased power consumption 
(CVDD
2/2). Tunnel transistors [125] offer subthreshold characteristics steeper than the 
thermodynamic limit 60mV/decade at room temperature, but achieving high Ion at low Ioff and 
low VDD is challenging. Subthreshold logic [126] operates at low VDD, but is slow because of low 
Ion. Obviously, the volume of active devices is only a very small portion (several hundreds of 
nm) of the whole wafer, while the majority of the wafer (160-300 µm in thickness) is simply 
used as mechanical support. If we can increase the current conduction in the depth direction, the 
on-current for a given surface area can be boosted readily. In addition, the source/drain region is 
much deeper than that of planar FETs or low AR FinFETs, which guarantees improved S/D 
resistance. 
The key to fabricate high AR FinFETs is the formation of a high AR fin channel.  
Conventional etching methods, dry etch or wet etch, cannot readily produce high AR fins with 
ideal vertical sidewall due to the non-ideal anisotropic etching profile. The tapered sidewall is 
due to the difficulty of making the reaction gas flow contact the surface and the fact that the 
reaction product evaporates when etching proceeds deeper. Worse is that plasma-based reactive 
ion dry etching causes irreversible damage to the sidewalls when fabricating FinFETs, 
particularly for III-V channels [55, 56], where such damage is difficult to repair compared to Si-
based channels in CMOS technology. Sidewall damage induces a disordered interface between 
the high-k gate dielectric and semiconductor channel, which impedes the carrier surface mobility 
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and degrades device sub-threshold characteristics [57]. Moreover, sophisticated techniques [58] 
are required to improve the selectivity over different materials by dry etching. For the above 
reasons, dry etching hinders progress toward aggressively scaled FinFETs. On the other hand, 
pure wet chemical etching usually does not degrade the crystallographic integrity and has high 
selectivity, but it is only suitable for large features (>1 µm). 
We propose to use a novel etching method - metal-assisted chemical etching (MacEtch) [59] 
- for fabricating nanoscale structures. Li [127] developed MacEtch conditions for various 
materials, like GaAs [128], Si [129] and InP [60], to produce nanostructures with arbitrary 
patterns such as pillars, holes, fins, letters, characters, and flowers. MacEtch is a wet but 
directional semiconductor (e.g. Si, SiGe, GaAs, InP, GaN, etc.) etching technique which uses a 
chemically stable thin layer of noble metal acting as a catalyst to guide the etch process in a 
solution that usually consists of an oxidant (to generate holes) and an acid (to remove the 
oxidized species). The oxidant in the solution oxidizes the semiconductor surface and the acids 
remove the oxides to precede etching. Under controlled etch conditions, only the semiconductor 
material directly underneath the catalyst metal is removed. This results in the catalyst metal 
being “engraved” or “buried” into the semiconductor, leaving behind a 3D semiconductor pattern 
that is complementary to the metal pattern, as illustrated in Figure 5.1 (a-b), and the 
corresponding MacEtch-produced structures are shown in Figure 5.1 (c). The sidewall roughness 
of MacEtch-produced semiconductor structures is largely determined by the catalyst metal 
pattern edge roughness. The sidewall verticality or anisotropy is affected by competing etching 
processes when mass transport of the oxidized species is limited. MacEtch is size specific, under 
open circuits, at room temperature, without high energy ions and related damage, and with 
practically no infrastructure needed. The AR that MacEtch can produce is essentially unlimited 
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as long as the metal-semiconductor interface can be kept intimate as etching proceeds.  
Extremely tall pillars, fins, and deep holes can be fabricated by MacEtch [127] with AR far 
exceeding 100:1 [129], as shown in Figure 5.1 (d). The demonstrated results are highly scalable 
in dimension and with high throughout.  
 
Figure 5.1: Nano-structure formation by MacEtch, (a)-(c) Schematic and corresponding 
SEM images of nanopillars, holes and fins fabricated by MacEtch. (d) Silicon pillars with 
AR higher than 100:1. Reprinted with permission from  [129]. 
 
On the other hand, the metal catalyst can function as a catalyst mask, where etching takes 
place inversely compared to conventional forward MacEtch. Thus, the i-MacEtch mechanism 
causes the semiconductor regions not interfaced with the catalyst layer (i.e., between the metal 
covered areas) to be preferentially etched. In addition, the areas directly underneath the catalytic 
metal mask can be etched (laterally) simultaneously at a fixed ratio relative to the vertical etch 
rate determined by the i-MacEtch condition. This feature can result in high AR nanostructures 
that are much narrower than the metal pattern, relaxing patterning requirements. Most of all, the 
sidewall smoothness is no longer limited by the metal catalyst pattern edge roughness and by 
nature, atomically smooth sidewalls can be produced. Record high AR (~ 50:1) InP fins with fin 
width as narrow as 12 nm were demonstrated by this method (ref). In contrast, pure wet etching 
such as H3PO4:HCl {110} selective facet etch produced vertical fins that were 200 nm in height. 
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However, it is strongly crystallographically dependent and impossible to scale the fin pitch since 
the lateral etching versus vertical etching rate cannot be tuned individually. In contrast, the 
etching behavior of MacEtch can be well controlled by the metal catalyst. To achieve the 
targeted etching profile and desired rate, the metal redox potential, oxidant, and acid ratio can be 
tuned [59, 127, 130]. 
5.2 Developing MacEtch for other materials, like Ge, InAs, In0.53Ga0.47As and GaP 
We have developed MacEtch for various materials systems, including Si, GaAs and InP, 
with lateral dimensions as small as sub-10 nm scale and AR as large as hundreds [60, 127, 128]. 
For this program, we will focus on Si, Ge, InP, and In0.53Ga0.47As, all of which are available in 
bulk or thick epitaxial layer form and well positioned for high speed or low power applications. 
Through these activities, we aim to study the mechanism of MacEtch of these materials for the 
required pattern size and pitch at the atomic level and manage the etching process to produce 
ultra-high AR fins with smooth sidewalls.    
5.2.1 Achieving atomically smooth sidewalls with minimized interface states 
All of these structures produced by MacEtch or i-MacEtch are free from high energy ion 
damage by nature. However, damage-free does not guarantee smoothness, which is also critical 
to high quality interface for FinFETs. For forward MacEtch where the non-stationary metal 
catalyst descends into the semiconductor, the sidewall is literally “engraved” by the Au pattern 
edge and ends up with exactly the complimentary pattern of the metal edge, as can be seen 
clearly in the example shown in Figure 5.2. The roughness produced this way can be improved 
by (1) the metal edge roughness; (2) inverse MacEtch (i-MacEtch) to allow etching underneath 
the metal, where the sidewall roughness is completely independent of metal edge roughness [60]; 
or (3) post-MacEtch chemical smoothing. All three approaches can be explored. 
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In the example shown before, atomically smooth high AR (50:1) InP fin array was achieved 
by i-MacEtch. The i-MacEtch process in that case was enabled by the insoluble thick layer of 
complex oxide underneath the catalyst metal (Au) [60]. Through this program, we will explore 
the mechanism of i-MacEtch by first fully characterizing the composition and formation process 
of the insoluble oxide, which may provide insights on enabling forward MacEtch for this 
material and i-MacEtch for other materials.  
 
Figure 5.2: MacEtched sidewall roughness (SEM). The groove pattern on the Si sidewall follows 
exactly the Au metal edge roughness (lighter contrast), which was produced during the Au 
patterning in this exaggerated example. 
 
To evaluate the etch roughness at the atomic level, TEM and atomic force microscope (AFM) 
[131] will be used by removing the fins and laterally placed onto a mechanical support. Simple 
MOS capacitors can be fabricated for C-V measurements [132] in order to characterize the 
interface states density Dit in order to evaluate the MacEtched surface quality.  
The focus of this task is the development of the MacEtch process for producing ultra-high 
ARs fins of various materials with controlled fin width/height. To continue pushing the AR limit, 
several critical aspects of the MacEtch processes need to be understood and managed.  
Au
Si
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For forward MacEtch, maintaining an intimate interface between the constantly-moving 
catalyst metal layer and the semiconductor throughout the entire etching process becomes more 
challenging when the lateral dimension is reduced, which gives the metal layer more mobility. 
Understanding and controlling the etch rate determining step (e.g. carrier generation vs. mass 
transport) in each material and pattern size and pitch, under different acid/oxidant ratios and 
metal redox potentials, will require full-scale systematic efforts. In addition, if necessary, 
magnetic-field guided h-MacEtch [133] can also be used to force the metal layer to stay in place 
and enhance etching rate and reduce porosity.  
We have already got some preliminary results for MacEtch on InAs/InGaAs, using the 
mixture of DI water, KMnO4 and HF. The MacEtched results for InAs and InGaAs are 
promising but still need to be optimized. Due to the strong oxidation rate in MacEtched process, 
porous layers appear at the outermost pillars, resulting from excess holes generated that diffused 
to the substrate. The ways to solve this problem are to use a weaker oxidant or use digital etching 
[134, 135] to remove the porous area by further oxidation/acid removal. 
For i-MacEtch, because it is not anisotropic like forward MacEtch, the goal and challenge 
are to enhance vertical vs. lateral etch rate, thus achieveing denser fin pitch. Note that i-MacEtch 
is different from pure wet chemical etching with a non-catalytic mask, because the catalytic 
etching in a solution that does not cause etching without the catalyst weakens the crystal 
orientation dependence and allows more control in etching anisotropy.      
5.2.2 Searching for CMOS compatible MacEtch catalyst 
The elephant in the room for MacEtch is the use of Au as the catalyst, which can be 
detrimental to CMOS, even though Au does not get consumed and the MacEtch process takes 
place at room temperature and thus there is no possible diffusion into Si. Efforts will be 
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dedicated to explore CMOS-compatible metal, e.g. W, Ni, graphene, etc., for this purpose. 
Through this study, the effect of metal work function, redox potential, size, and thickness on 
MacEtch will be explored. 
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 APPENDIX A - MODELING OF ONE-SIDED S/D CONTACT DOUBLE-GATE FINFET 
In order to solve Poisson’s  equation, we need to apply a 3D box along the channel direction 
as shown in Figure A.1. Unlike the conventional definition, this 3D box is located at the drain 
side. Using the fully depletion approximation, we have equation (A.1): 
 
Figure A.1 Coordinate system and electric field components in a multiple-gate device. Reprinted 
with permission from chapter 1 of J.-P. Colinge, FinFETs and Other Multigate Transistors, 
(Springer, 2008). 
 
                            
2 2 2
2 2 2
(x, y, z) (x, y, z) (x, y, z) D
si
qNd d d
dx dy dz 
  
  
                                    (A.1) 
Assuming ideal double gate, there is no variation in the z direction, then: 
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We can simplify the Poisson’s  equation as: 
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                                              (A.3) 
where Φ(x,y) is the two-dimensional potential along the x-y plane, ND is the carrier doping 
concentration at drain, q is the basic electron and εsiis the permittivity of silicon.  
    The purpose is to find out the x component of potential distribution Φ(x,y), so we can 
know the relative lateral influence of the drain electric field on the channel potential. The 
universal solution of (A.1) can be written as  
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    The boundary conditions for a double-sided S/D FinFET are  
1. When t=0, Φ(x,0) = c0(x), which is the surface potential.  
2. When t=0, the electric field at the M-S junction interface is  
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3. When t=Wfin, the electric field at the M-S junction is just the opposite direction of the 
other fin side, so: 
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    Substituting the boundary conditions into (A.1), we could obtain 
2
2
(x, y)
3 D
d
qN
dx

 for 
conventional FinFET. The boundary condition for a one-sided S/D contact FinFET is the same 
except that when t=Wfin, the electric field at the M-S junction is approximately zero. Therefore, 
from similar deduction, we can obtain
2
2
(x, y)
2 D
d
qN
dx

 . 
    The coefficient for the x-component of Φ(x,y) is 50% smaller for a one-sided S/D contact 
FinFET, which means a weaker lateral expansion of drain electric field. The device should suffer 
less from SCE because of a stronger gate electrostatic control. It is interesting to note that the 
reduction of the coefficient by structural innovation is equivalent with reducing drain doping 
concentration ND, which is well known historically for mitigating charge sharing effects as 
lateral channel doping engineering. 
The results are verified by 3D numerical simulation. We have investigated the conduction 
energy potential barrier Ec vs. position along the channel direction. It can be found that the Ec 
profile for 50% lower NS/D doping concentration for double-sided SDE contact FinFET exactly 
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matches with the one with 50% higher NS/D doping concentration for the one-sided SDE contact 
FinFET, just as reducing NS/D is the same as reducing SDE contacts. SCE is improved because of 
weaker drain electric field penetration.   
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 APPENDIX B - DETAILS OF PROCESS FLOW E-BEAM LITHOGRAPHY 
All e-beam lithography is performed in a nanoengineering workstation (eLine RAITH) in 
the Materials Research Lab at the University of Illinois.  The standard process flow for electron 
beam lithography is listed as follows: 
1 Standard solvent clean using acetone, methanol, isopropanol. 
2 Pre-bake in hot plate for 80s at 180˚C. 
3 Spin on e-beam resist (PMMA A4) for a certain thickness. 
4 Post-bake in hot plate for 2 min at 200˚C. 
5 E-beam exposure at various doses and energies. 
6 Develop in MIBK:IPA for 50s. 
7 Rinse in IPA for 30s and blow using N2 gun.  
8 Optional: O2 plasma RIE etch at 150W for 10s. 
For different patterning, fins, S/D or gate, there are different requirements for the 
parameters of each step. For small patterns, we spin 200 nm PMMA at 2500 rpm for 60s in step 
3. Since the fins are high, we need to significantly increase the thickness of PMMA to 
conformally cover the entire fins. We spin twice: spin 300 nm PMMA at 1500 rpm for 60s and 
repeat step 3 and 4 to spin 200 nm PMMA at 2500 rpm for 60s, aiming to get a total thickness of 
500-600 nm PMMA. 
For fin patterns with 200 nm PMMA A4, the energy selected is 10 kV and the dose is 
around (0.9-1.3)×100 µC/cm2 of the basis dose. For patterning S/D and gate on top of the high-
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aspect-ratio fins, we still use 10 kV accelerating voltage while using a high dose of (2.1-2.4) 
µC/cm2 of the basis dose.  
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 APPENDIX C - MACETCH OF INP SUSPENDED NANOWIRES 
Different etching conditions are explored for InP MacEtch. By increasing oxidant 
concentration H2O2 and choosing a certain alignment orientation, we can produce suspended 
nanowires by MacEtch. 
 
Figure C.1: Schematic of layout and the corresponding SEM images for the etched structures for 
two different angles, respectively. 
 
  Figure C.1 shows the layout and etching results of InP for 0˚ and 90˚ along the wafer flat 
edge. Etching along sidewall A has an acute angle α, while etching along sidewall B has an angle 
of negative β. If the fins are aligned with 0˚ associated with the wafer flat edge, there is a 
significant undercut of fins. As the undercut goes, the underneath area may be completely 
removed such that suspended nanowires are formed.  
Figure C.2 shows the optimized etching results showing the minimal fin size of 12 nm. To 
the best of our knowledge, there is no way to fabricate suspended nanowires without sacrificial 
layers. It is much simplified compared to the selective RIE etching, without attacking the surface 
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which should have great potential for the application of III-V nanowire gate-all-around 
transistors. 
 
Figure C.2: Suspended nanowires fabricated by MacEtch. (a) SEM images for the fin arrays; (b) 
zoomed-in picture for one nanowire with minimal width of 12 nm.  
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